PSG COLLEGE OF ARTS & SCIENCE (AUTONOMOUS)

MSc DEGREE EXAMINATION MAY 2019

(Second Semester)

Branch - APPLIED ELECTRONICS

ADVANCED DIGITAL SYSTEM DESIGN

	Three Hours	l	Maximum: 75 Marks	
	Answei	<u>DN-A (10 Marks!</u> r ALL questions		
1	ALL questions carry EQUAL marks $(10 \text{ x } 1 = 10)$ Which one of the following is not used in modeling hardware in verilog HDL?			
	(i) logic-0(iii) known value	(ii) logic-1 (iv) high-impedance		
2	How many kinds of constants a (i) 2 (iii) 4	are usedin verilog HDL? (ii) 3 (iv) 5		
3	Indicate the combinational logi (i) Flip Flop (iii) Counter	ic circuit. (ii) Register (iv) None		
4	The variables read state, CPU I (i) Pull gate (iii) Tristate gate	Bus and Main Bus are used in modeling a (ii) MOS switch (iv) Bidirectional switch		
5	Procedural assignments can app (i) always (iii) loop	•		
6	Which one of the following loc (i) while-loop (iii) forever-lop	p statements is supported for synthesis? (ii) for-Ioop (iv) repeat-loop		
7	 A function call represents (i) combinational logic (ii) sequential logic (iii) either combinational logic or sequential logic (iv) both combinational and sequential logics 			
8	The functional mismatches are (i) a net list (iii) a delay	e printed by (ii) a test bench (iv) none		
9	FPGA design includes (i) Technology mapping (iii) RTL synthesis	(ii) Placement & routi (iv) all the above	ng	
	 FPGA stands for (i) Flag Programmable Gate Assignment (ii) Field Programmable Gate Arrays (iii) Field Programmable Group Arrays (iv) Flag Programmable Gate Arrangement 			

Page 2

18ELP09 Cont...

SECTION - B (35 Marks)

Answer ALL Questions

ALL Questions Carry EQUAL Marks $(5 \times 7 = 35)$

11 a Describe the identifiers used in Verilog HDL.

OR

b Discuss the Relational operators with an example.

12 a Explain the design of built-in primitive gates.

OR

b How will you define a UDP in Verilog HDL? Explain the sequential UDP.

13 a Design a combinational circuit from blocking and Non blocking procedural assignments.

OR

b Explain conditional and block statements with suitable examples.

14 a Describe tasks and functions.

OR

b How will you write a test bench? Explain.

15 a Explain the process of "Technology Mapping" in FPGA design.

OR

b Discuss with example, the register transfer logic synthesis.

SECTION - C (30 Marks)

Answer any THREE Questions

ALL Questions Carry EQUAL Marks (3 x 10 = 30)

- 16 Discuss the conditional and replication operators of Verilog HDL.
- 17 Explain the design of(i) MOS Switches (ii) Tristate gates
- 18 Discuss the different kinds of case statements.
- Explain the modules instantiation of(i) User-built multipliers(ii) User-specific flip-flops
- 20 Design a synchronous sequential circuit using PLA.

Z-Z-Z END