


**Electronics for Analog Signal Processing - I**  
**Prof. K. Radhakrishna Rao**  
**Department of Electrical Engineering**  
**Indian Institute of Technology – Madras**  
**Lecture - 38**  
**Active Components used in Electronics**

So, we have understood how a CMOS inverter functions, both as a logic circuit as well as an amplifier; and now, now let us see an example.

(Refer Slide Time: 01:41)




Example 18 - a CMOS inverter with  $K_p$  equal to 1 milliamperere per volts square and  $K_n$  equal to 4 milliamperes per volt square.  $V_{TN}$  equal to 1 volt and  $V_{TP}$  equal to minus 2 volts, uses 10 volts supply. Obtain its transfer characteristic. Now, let us proceed with that.

First, this is the CMOS inverter. When  $V_i$  is zero, output is going to be at 10 volts. The transistor is,  $T_1$  is not conducting. So, this is at 10 volts. This is going to remain at 10 volts up to  $V_i$  of 1 volt. That is, after that, this  $V_T$  is 1 volt. After that, this transistor starts conducting. It will come into the current saturation region. So,  $T_1$  is off up to this point. Thereafter,  $T_1$  starts conducting.  $T_2$  meanwhile is in the triode region. So, this is

the region where T 1 is off and T 2 is in the triode region. This is the region where T 1 has come to current saturation region and T 2 is in the triode region. So, this is one important point. One volt.


(Refer Slide Time: 03:21)



Then T 2 will come into the current saturation region, when, well, this will go on. This is that characteristic curve where  $I_{D S 2}$  is made equal to  $I_{D S 1}$ . So, that is the equation that it gives us.  $I_{D S 2}$  is obtained from the fact that it is in the triode region.  $I_{D S 1}$  is obtained from the fact that it is in the current saturation region. And, we have at a point  $V_{naught}$  equal to  $V_i$  plus 2 volts,  $V_{T P}$  being equal to minus 2 volts, at a point when  $V_{D S}$  magnitude becomes equal to  $V_{G S}$  minus  $V_T$  magnitude.

So, that information gives us  $V_{naught}$  equal to  $V_i$  plus 2, in this case. So that characteristic obviously will start with these two. This is the intercept when  $V_i$  is zero; and go with a slope of 1 and where will it intercept? When...of course, that we have to find out. When this enters the current saturation region. So we will leave it like that. We do not know where it enters the current saturation region.


(Refer Slide Time: 04:52)



So, the other line is  $V_{D S} = V_i - 1$ , corresponding to this transistor going to triode region. Again, it is this  $V_{D S}$ , which is  $V_{D S}$  itself, is equal to  $V_i - 1$ . That is the region where it is entering the triode region. Now, in between, we have both transistors in current saturation region. Therefore, we have  $K_P$  which is 1 into... now, this is important;  $V_{G S} - V_T$ , which we are going to always refer as  $V_{S G}$ . So,  $10 - V_i - 2$  volts.


Otherwise, it would have been  $V_i - 10 + 2$  volts. So, this square equals  $K$  of the other one;  $4 - (V_i - 1)^2$ , which is nothing but  $8 - V_i$ . Remove the square. This is  $8 - V_i$ . Square root of  $4 - 2$ , into  $V_i - 1$ , from which we get  $2 - V_i + 1 = V_i$ ;  $3 - V_i$  equals to how much?  $3 - V_i = 8 + 2 - 10$  volts.

(Refer Slide Time: 06:57)



So,  $V_i$  equals how much is it? 10 by 3. Is this clear? So, this is 10 by 3 is 3 point 33, so on...


(Refer Slide Time: 07:17)



So, somewhere here, this is 3, 3 point 3. So, we can draw that somewhat more carefully. Now at  $V_i$  equal to 3 point 33, there is a transition and it is having infinite slope where both the transistors are in current saturation region.


So, if  $V_i$  is equal to 3.33, then this voltage at which this transition takes place is  $V_{naught}$  equal to 3.33 plus 2 volts. That is 5.33. So, this is about 5.33. So, you can see that, from that point to this point, it is going to be a non-linear curve. So, this corresponds to 5.33,  $V_{naught}$  equal to 3.33. Sorry. 5.33.  $V_i$  is 3.33. This is 3.33 plus 2; that is, 5.33. This becomes 5 somewhere here; 5.33; and this one is 3.33 minus 1, which is 2.33. At 2.33, once again it is going to deviate.

(Refer Slide Time: 09:20)




So, this region from 2.33 to 5.33 - for a region of 3 volts, which is strictly speaking, magnitude of  $V_{TN}$  plus magnitude of  $V_{TP}$ ; 1 plus 2, 3 volts here, it is having infinite slope; thereafter, up to 8 volts... What is 8 volts? 10 minus magnitude of  $V_{TP}$ ; 10 minus 2 volts - 8 volts. This story will go on. After this, transistor T2 will go off.

(Refer Slide Time: 10:05)



So, this is the complete characteristic of our CMOS inverter where, if you draw a 45 degree line... 45 degree line, what is the slope? Tan 45. That is minus 1 here. You can draw a similar line here. It is within this region that we say that the transistor, CMOS inverter, is in the active region; gain is greater than 1. Beyond this region, it is not in the active region. It has gone into what? One of the two saturation stages: either this or the other one.


(Refer Slide Time: 10:59)



So, these are important in digital circuit in defining what is called as noise margin. So the point at which  $dV_{out}/dV_{in}$  becomes equal to minus 1. You already know  $V_{out}$  versus  $V_{in}$  characteristics from the equation of what? - currents being equal. So, from that equation, we can obtain  $dV_{out}/dV_{in}$  equal to minus 1. You substitute that and find out the point at which this occurs. This, I am going to leave as an exercise for you. In this region, find out  $dV_{out}/dV_{in}$  from the expression for  $V_{out}$  versus  $V_{in}$  and then substitute equal to minus 1 and find out the point,  $V_{out}$  and  $V_{in}$ , at which this happens.


So further, when it is in the active region, what will be the gain? Infinity. That is only when we are assuming that  $r_{ds}$  of these transistors are infinity. Now, if you take finite  $r_{ds}$ , this, there is an  $r_{ds1}$  here. This is  $r_{ds2}$ ,  $r_{ds1}$  and  $r_{ds2}$  - they come in parallel and therefore the gain of this is... this is going to be replaced by a current source which is  $g_m$  into  $V_{in}$ . This also is going to be replaced by another current source  $g_m$  into  $V_{in}$ . As far as signal is concerned, whether you use NMOS or PMOS, it does not make any difference.

(Refer Slide Time: 12:44)



So, these two are working in parallel on to the same load; and the load is  $r_{ds1}$  parallel  $r_{ds2}$ . And what is the effective current?  $2 g_m$  times  $V_i$ . One  $g_m$  times  $V_i$  due to this; another  $g_m$  times  $V_i$  due to this; or, assuming that both the transistors are operating at the same current, that is true. So,  $g_{m1}$  and  $g_{m2}$  may be different because  $K_s$  are different. So, in the sense  $g_{m1} + g_{m2}$  into  $r_{ds1}$  parallel  $r_{ds2}$  is the amplifier gain, when  $r_{ds1}$  and  $r_{ds2}$  are not infinite. Is this clear?

(Refer Slide Time: 13:42)




So, these two amplifiers are working in parallel on to a common load which is  $r_{ds1}$  parallel  $r_{ds2}$ . Since they are working in parallel, the effective  $g_m$  will be  $g_{m1} + g_{m2}$  into  $V_i$ . So, we have understood how this can be used as an inverting amplifier with this kind of gain; how it can be used as a digital inverter; and we also know how this current varies with respect to what? – signal,  $V_i$ .

Now you can see that the current in this, under this situation, is given by this.  $1 - 2$  whole square; or  $4 - 8$ , sorry,  $8 - V_i$  whole square; or  $4 - V_i$  minus  $1$  whole square with  $V_i$  is equal to  $3.33$ . So, that is the maximum current that will flow in a CMOS inverter and gradually it will go to zero on either side. So, this is the point where the current is going to be maximum; we will say current plot. The value of




this is 8 minus 3 point 33 whole square; so many milliamperes. How much is it? 8 minus 3 point 33 whole square; that is 22 point 1 milliampere. So, substantial amount of current flows. So, then again it becomes zero when this transistor goes to off; and again it becomes zero when the other transistor goes to off state. So, this is the nature of current waveform. This is 22 point 1 milliampere.

(Refer Slide Time: 15:50)




Now I am going to show you the actual components like the transistors; the active components as well as the op amp that we commonly use in our circuit design.

(Refer Slide Time: 16:16)



So, we have here an operational amplifier 747, general purpose operational amplifier, very commonly used. This is what is called dual in line package. I mean, this can also come in what is called T O 5 package which looks like this. This is dual inline package. There are 14 pins here. 747 comprises two operational amplifiers, identical operational amplifiers. Now each operational amplifier will have two input terminals, differential input, one output terminal; so, three terminals; and two power supplies terminals for the dual supply to be applied.


(Refer Slide Time: 17:02)



So, two plus one - three plus two - five terminals essentially; and if there are two such op amps, we will have ten terminals taken care of. And in this fourteenth pin, we have possibility of what is called offset compensation, about which we have also discussed. So, two terminals for one op amp and two terminals for the other op amp for offset compensation. So that forms the fourteen pin base and the base diagram we can see here; top view of L M 747.

Two op amps A and B, the two input terminals, one output terminal of A, two input terminals and one output terminal of B; this is the non-inverting terminal. We know how to find out non-inverting terminal and inverting terminal in an amplifier configuration. That means, phase shift from here to here is zero. Phase shift from here to here is 180 degrees and this is the negative supply.

(Refer Slide Time: 17:50)



We have two terminals for the... What is that? Positive supply. One for A, one for B; separately. Common negative supply. And then, we have two terminals for offset compensation for each of these op amps.

Now, as far as the other transistors which are going to be used within these op amps, basically these are bipolar transistors. Typically, a single discrete bipolar transistor looks like this. This is B C 107, a small signal amplifier stage we can build using such a transistor. Now normally, the projection is the emitter or the source in the case of a field effect transistor. There is a small projection. I do not think you can see that in this; metal projection in this, which is the emitter or the source in the case of the FET; and you can also identify the base.

Base is the...it forms a triangle; and base is the center or the apex of the triangle. And the other terminal is the collector. That is how you can identify emitter base collector of a transistor.

(Refer Slide Time: 19:32)



These two are NPN and PNP pair which are commonly used for power application, which we will see later. This is called complementary pair – NPN PNP pair; low power amplifier applications, these are used.

Then we have another in it which we had discussed in the class; the differential amplifier. This comprises a pair of matched transistors with a current source with all the biasing incorporated in it. Collector loads are kept open. So, the two collectors are open collectors so that you can connect whatever you want. So, C A 3028 is a very useful differential amplifier used for both video as well as wide band and high frequency IF RF applications. This also, we will see later, how this differential amplifier can be used.

This, of course, is a junction FET. Once again, we have three terminals with projection being the source. Then we have the gate and the drain. So, these are the active devices which have been displayed here. The application of these, the biasing of these, have been discussed and use of these in amplifiers, we have discussed. And how to design a high




Now 15 volts is supplied to a transistor amplifier with  $R_1$  equal to 10 K;  $R_2$  equal to 42 point 9. So, the voltage at the base, quiescent voltage comes out to be 2 point 84 volts. Calculate it. If you take point 6 as the  $V_{BE}$ , the voltage at this point comes out as 2 point 24 volts; and we have introduced 2 point 2 K to ground, emitter resistance, and therefore current in this is roughly 1 milliampere.

So, this transistor has been biased to operate at 1 milliampere. This has been bypassed by the emitter bypass capacitor of 100 microfarad. So, this is common emitter configuration biased at 1 milliampere. Because it is 1 milliampere, 6 point 2 volts drop will occur across  $R_c$  of 6 point 2 K and 15 minus 6 point 2 volts is roughly 8 point 8 volts.

8 point 8 volts minus 2 point 8 is roughly going to be 6 volts; that is the  $V_{CEQ}$ . So,  $I_{EQ}$  is 1 milliampere.  $V_{CEQ}$  is 6 volts;  $r_e$  which is  $V_T$  over  $I_{EQ}$  is roughly equal to 25 ohms; and therefore,  $g_m$ , minus  $g_{mrc}$  which is the gain of the common emitter amplifier is minus 40 millisiemens for 25 ohms, it is 40 millisiemens into 6 point 2 K which is minus 248.

(Refer Slide Time: 24:24)



Now we will see whether in our experimental set up we get really this kind of gain and what kind of waveforms we see here and displays to the experimental set up. We have here Padvathy, who has wired this circuit and we have an oscilloscope to see both the input and the output waveform. You can see the output and input waveform.

(Refer Slide Time: 24:45)



And there is a phase shift of 180 degree. As we can see, when one is going to the...this is the output point; through the capacitor it has been taken; input is here. So, these two points...the waveforms are shown in the oscilloscope there. So you can see that there is a phase shift; when the voltage at the input is increasing, output is decreasing, can you see that?

And also corresponding scale, if you read out, the input is about 2 millivolts; and you have got a gain of about 250. So, output is about point 5 volts, peak to peak.




(Refer Slide Time: 25:39)



So, this is depicted there on the oscilloscope. If you couple it along with the scale given, you will see that the gain is exactly equal to 250. Further, we will check the operating points. Now, Padmavathy will show us using a D C multimeter, the potential at the base which should be 2 point 84.

(Refer Slide Time: 26:05)




Let us see how much it comes. The resistors are all 5 percent resistors. So, there might be some small variation in this. You can lift it up and show. So, that is the voltage. 2 point 75 instead of 2 point 84, which is acceptable.

(Refer Slide Time: 26:27)



And now, she will connect it at the emitter. There should be a point 6 drop; point 6 volts drop. So, that is the potential at the emitter, at this point in the circuit. Because of point 6 volts drop, we have the potential at the emitter.

(Refer Slide Time: 27:08)



And then, we have the potential at the collector. Once again, she will now connect, connect it to the collector terminal which should be around 8 point 8 volts D C potential. So, you have that voltage 8 point 68 which is pretty close to 8 point 7 volts, which is pretty close to the expected value.

(Refer Slide Time: 27:36)



Now the D C potential, after verifying, you can check the thing for A C signal. Always, first verify the operating point. The transistor should be operating in the active region and it should be operating at the point with which you have designed it. That is most important. Then only you apply the signal. Then you measure the signal gain. That came out as 250, minus 250.

Now, we will illustrate the large signal effect. Now that this is biased to V C B Q of 6 volts here and current I is about 1 milliampere, due to the limits, one is the transistor going to off; that 1 milliampere into 6 point 2 K. So, it is one side 6 point 2 volts; on the other side, it is again 6 volts. See, this almost symmetric swing, possible. That means, both saturation limits as well as cut off limits should begin almost simultaneously. So, let us keep increasing the signal now.

Now, Padmavathy will increase the signal level slowly and show you what happens to the output; distortion will occur. You will see that distortion is going to occur. Yes, you can see that the top portion of the waveform is broadening out. Lower the signal level further. Too much signal. Further reduce it. You reduce the signal level. That is thing you can now... you can see the distortion. This is the exponential waveform.

(Refer Slide Time: 29:46)



Because the current is exponentially related to the input voltage, we have the top portion broadening and bottom portion narrowing.

Now, please increase the signal level slowly so that...slowly... There you can see just decrease it little bit.


You can see the lower portion going to saturation; upper portion corresponds to cut-off. So, that is the signal limit; actually, the signal swing comes out as 1, 2, 3, 4, 5 very nearly 5; about 10 volts. So, around 10 volts or so. I mean, actually, signal can be further increased.

(Refer Slide Time: 30:50)



Now, I would like you to also see the effect of opening the capacitor. This is similar to the circuit that we have discussed in the case of differential amplifier, where the emitter resistance was increased. Apart from this 25 ohms, now it is equivalent to putting 2 point 2 Kilo ohms in series.

(Refer Slide Time: 31:11)



So, we will open the 100 micro farad capacitor and see the same effect. Now, the gain will be much reduced because instead of  $g_m$  as  $1$  over small  $r_e$ , we will have  $1$  over capital  $R_E$  coming into picture, which is 2 point 2 K. So, that is 6 point 2 K and that is 2 point 2 K, very nearly 3; gain of about 3 you get. So, this we can see. Here, we will also notice that the transistor takes very little of voltage. Most of the voltage, input voltage is taken by 2 point 2 K; and therefore, there is very little distortion. This we will interpret in a different manner later in our lecture on negative feedback.

So, when the input voltage  $V_i$  is applied now, that is part...partially falling across the transistor and partially across the 2 point 2 K; and what is coming across 2 point 2 K is the considerable part of signal because the transistor takes only corresponding to 25 ohms and this takes corresponding to 2 point 2 Kilo ohm, in series with 25 ohms. And therefore, most of the input signal is dropped here. That is what we will see.

Now, Padmavathy will connect the input; the same input voltage has been connected and you will see the output is going to be not 250 times the input, but about 3 times the input. Let us see the experimental; see on the oscilloscope very carefully, that...

The input signal level; she has put both the knobs at the same, almost same sensitivity; and therefore, you can see the output and input are almost of the same magnitude except for one scale difference which indicates that there is gain of merely about less than 3. And the phase shift is 180 degrees.

(Refer Slide Time: 33:15)



Now let us increase the signal. Now you will see that there is very little distortion because the voltage, input voltage, has dropped across 2 point 2 K, instead of across the transistor, which is a non-linear device.

And this has become almost linear. So, the D C voltages remain the same. Now, we do not have to bother about the D C voltage that remains unaltered. There is no distortion.



(Refer Slide Time: 33:40)



D C voltage, whether it is small signal or low, low signal, remains the same. Unlike the other situation, the D C voltage is going to change because of distortion. Here, the D C voltage will remain the same. Now, input signal level - she will increase. Oscilloscope. You please concentrate on the oscilloscope; focus on to the oscilloscope; increase the signal level until the distortion starts; further...

(Refer Slide Time: 34:23)






Now you see... No distortion. No distortion at all. Now, distortion will occur only due to cut off and saturation. Other distortion which has earlier occurred due to non-linearity of the device, disappears. This is because it has been made linear by putting a series resistance of 2 point 2 K in series with 25 ohms of the transistor. So, just increase the signal level here. Decrease now.

Now you see, when it goes to saturation, the transistor is a point. Therefore the input signal simply comes at the output. Earlier also it was coming; but input was very small compared to output. But now, input is comparable to output; and you will see, at the point of saturation, the phase shift is the same as that of the input. Do you see...at the bottom line, you will see the top of the signal appearing, making an appearance, so that is when the transistor has gone to saturation. At the cut-off, of course, supply voltage is going to remain...

(Refer Slide Time: 35:32)



Now, if you increase the signal further, let us ((... Refer Slide Time: 35:34)). You will see the top is chopping off. It is very clearly indicating that it is going up to supply voltage; in the bottom you have the transistor deep in saturation. So, this illustrates very clearly the signal limitation. Now reduce so that it just enters the... now just enters the non-

linearity. It should just enter; keep on increasing the signal further, further; just just stop there now. The peak to peak signal is the limit that we have not really earlier obtained because the input signal is also going to reduce the output swing.


(Refer Slide Time: 36:05)



Input is increasing when the output is decreasing. That way, this is the signal swing. This kind of signal evaluation, we will be doing again later, when we discuss negative feedback circuit.

So, in analog electronics, part one, which we have covered through a series of about 38 lectures, we have covered starting with diode as a two terminal element; one port, one port, two terminal element and its applications in diode function generators, in voltage doublers, rectifiers, power supplies and Zener regulators; semiconductor diode application as a temperature sensor and its large signal and small signal properties.

(Refer Slide Time: 37:52)



Then we had discussed about two port theory as a prelude to controlled sources wherein we had discussed four types of control sources: voltage control voltage source, current control current source, voltage control current source, current control voltage source, as nothing but amplifiers.

Idealized amplifiers are these control sources with parameters, two port parameters, which are  $h$ ,  $y$ ,  $z$  and  $g$ . We understood how to use these parameters in defining these ideal sources, what are non-idealities and how to evaluate the input resistance, output resistance and transfer parameter in these amplifiers; this two port network theory.

Then we went over to actual active device, three terminal device, transistor. First, we took up bipolar junction transistor and defined transistor action as that which takes place; and collector base junction is reverse biased; emitter base junction is forward biased;  $I_c$  is equal to  $\alpha I_e$ ;  $\alpha$  being made pretty close to 1. That is the important equation in bipolar junction transistor. So,  $g_m$  of the bipolar junction transistor, we said, is equal to  $V_T$  divided by  $I_{E Q}$ , where  $I_{E Q}$  is the operating current of the transistor.  $V_T$  is about 25 millivolts;  $K T$  over  $Q$  at room temperature.

Then we went over to the common emitter amplifier biasing using single supply, dual supply; a reliable way of biasing; fixing up the emitter current that it is...that, a reliable way of biasing is fixing up the emitter current, then evaluation of gain of common emitter amplifier, input resistance and output resistance, the parameters of amplifiers.

(Refer Slide Time: 37:52)




And then, what is the effect of large signal? What is meant by small signal? When does distortion occur, because of the non-linearity of the device? So, how to evaluate distortion. We discussed this. Then, we went over to field effect transistors, junction field effect transistor and MOSFET. How this is going to be discussed in terms of enhancement type of operation and depletion type of operation, and how JFET is a depletion type of field effect transistor and what is pinch off voltage, what is threshold voltage; all these factors we have discussed.

And the square law of current with respect to input voltage of the MOSFET has been highlighted and what is triode region and current saturation region has been discussed. Then, common source amplifier similar to common emitter amplifier can be derived and how using...by using single supply and dual supply you can bias, in an identical fashion, the MOSFETs.

Now, the source current being fixed and how to evaluate the input gain, input resistance and output resistance from the small signal equivalent circuit of the field effect transistor which is almost exactly same as that of the bipolar junction transistor. It is,  $V_{BE}$  is the input voltage,  $g_m$  times  $V_{BE}$  is the current source, current in the case of a bipolar junction transistor, if it is  $V_{GS}$  as the input voltage,  $g_m$  times  $V_{GS}$  is the current of the MOSFET or JFET and each of these current sources can be shunted respectively by  $R_{CE}$  and  $R_{DS}$ , respectively in the case of a bipolar BJT and FET. And therefore, the equivalent circuits are similar except that as far as bipolar junction transistor is concerned, at the input, it is not an open circuit. It has an input impedance which is  $R_{BE}$ , which is  $r_e$  into Beta plus one, approximately.

So, all these things we have discussed. And then, went over to getting rid of coupling capacitors and bypass capacitors and coming up with a normal configuration which is universally being used in place of all these discrete circuits and that is the differential amplifier, differential amplifier.

(Refer Slide Time: 42:30)



So, we said how this facilitates getting rid of bypass capacitors; and how using dual supplies we can also get rid of input coupling capacitor; and how, by direct coupling, we

can get rid of coupling capacitor from state to state. What are the disadvantages associated with direct coupling? What sort of signal limitation will occur when the NPN transistors alone are used? How NPN-PNP combination helps us in avoiding what are called as level shifters?

And then, we went over to design of an operational amplifier which is nothing but a cascaded version of differential amplifiers; two stages, so that in all these op amps, we always try to increase the forward transfer parameter. Therefore, we get four types of op amps corresponding to the four types of the sources or amplifiers which we have discussed, which are called operational voltage amplifier, operational current amplifier, operational transconductance amplifier, operation transresistance amplifier, wherein always concentration is over improving the forward transfer parameter by cascading. So, we had concentrated on design of operational voltage amplifier and we saw how we can give an equivalent circuit for the op amp, operational voltage amplifier.

Then, we went over to MOS inverters which do not have to necessarily use any resistor at all and the MOSFETs themselves are being used as resistors. We had also seen when discussing about FETs, how FET can be used in the triode region as a linear resistor. So, this form the complete discussion of amplifiers as well as diode, part 1.

In part 2, it is going to be further discussing about other aspects of amplifiers: negative feedback, positive feedback, frequency limitations, wide band amplifiers; and then filters, oscillators; and then modulators, demodulators, automatic gain control, A V C, phase locked loop, etcetera.