


Electronics for Analog Signal Processing - I
Prof. K. Radhakrishna Rao
Department of Electrical Engineering
Indian Institute of Technology – Madras

Lecture - 28
VARIETIES OF MOSFETS & JFETS


In the last class, we were exposed to the variety of MOSFETs as well as JFETs available to us. And we are now depicting these things symbolically, covering all the possible combinations of, types of, types starting with JFETs, n channel, p channel. These are basically depletion mode devices. And then we have enhancement mode devices, where there is no channel existing. Only after a threshold voltage is applied, the channel can come into existence.

(Refer Slide Time: 02:06)




And then, we have in this n channel and p channel.

(Refer Slide Time: 02:09)



Then, we have the channel already diffused into this. So, these are the depletion mode MOSFETs which can be operated also in enhancement mode; but they are popularly called depletion type of MOSFETs.


(Refer Slide Time: 02:17)



So, let us therefore use these active devices in a variety of applications. First and foremost, I would like to bring out the fact that any of these FETs, one can use as a resistor, voltage dependent resistor. So, this controlled voltage dependent resistor effect of the FET is what we are now going to discuss in detail because, unlike the bipolar junction transistor, this is one active device which can also be used as a passive device. That is a controlled resistor.

So, let us see how this FET, it could be JFET, enhancement type of MOSFET or depletion type of MOSFET. I am just taking one type of FET here. Since the equations look identical, whether it is enhancement or depletion type, we can use the one particular type for illustrating any particular example. Now we know that $I_{D S}$... this is the drain, this is the source and this is the gate. The $I_{D S}$ versus $V_{D S}$, if you plot, it is going to be linear as long as $(V_{D S} \text{ is } \dots \text{Refer Slide Time: 4:30})$ This we have understood.

(Refer Slide Time: 04:40)



And we have understood also that this equation is simply governed by $I_{D S} \text{ equals } 2 K \text{ times } V_{G S} \text{ minus } V_{T} \text{ into } V_{D S}$.

So, please remember this. This linearity comes about because of this relationship. I_{DS} is directly proportional to V_{DS} and the proportionality constant is $2K(V_{GS} - V_T)$; which means that, the resistance R_{ds} , which we said is going to be quite useful for us, is nothing but V_{DS} divided by I_{DS} itself; V by I – ohms law; and that is equal to 1 by $2K(V_{GS} - V_T)$.


(Refer Slide Time: 05:40)

$$I_{DS} = 2K(V_{GS} - V_T)V_{DS}$$

$$R_{ds} = \frac{V_{DS}}{I_{DS}} = \frac{1}{2K(V_{GS} - V_T)}$$


This is valid, when? As long as it does not really go to, what? – this non-linear region. After a certain point, this goes to non-linearity here. So, this resistance, linearity, should not be disturbed by this non-linearity. Similarly, it goes like this here. So, as long as that is not disturbed, as long as the deviation from the linearity is not much; that means, around V_{DS} equal to zero, any of these FETs can be straightaway used as a control resistor. This slope being controlled by this V_{GS} .

(Refer Slide Time: 06:32)




Now, further modification. I_{DS} , actually speaking, equals $2K$ into V_{GS} minus V_T into V_{DS} and that this non-linearity, we said, is square law, V_{DS} squared by 2 . This is approximate; therefore you will say. This is exact.

(Refer Slide Time: 07:23)




Now, suppose I want to use this as a good linear resistor in this region. This equation is valid for what? V_{DS} less than V_{GS} minus V_T ; less than or equal to.

(Refer Slide Time: 07:44)



That is called the triode region; or V_{DS} less than or equal to... until pinch off is reached, this is valid. That is, this is valid up to this point; and this voltage corresponds to V_{DS} equals V_{GS} minus V_T .

(Refer Slide Time: 08:10)



So, this is ... It is valid up to that; this equation is valid. After this point, that is, for V_{DS} greater than V_{GS} minus V_T , what is valid? That you can substitute. V_{DS} equal to V


$V_{GS} - V_T$ and you will get it as K times $(V_{GS} - V_T)^2$. That is what is correct. Now, in this region, can I therefore compensate for this non-linearity?

So, what we are now, today, going to discuss is to make it more linear by compensating for this non-linearity. So, this can be done using circuit. What is responsible here is this V_{DS}^2 . This is getting subtracted from this and is getting added here because this V_{DS} is positive here and V_{DS} here is negative. So, and this remains negative throughout. So, the current increases here; the current gets saturated there; because of this non-linearity.

Now, how to get rid of this? Suppose I make V_{GS} equal to... I want to get this rid of this V_{DS} . So, I will... See, if I make V_{GS} equal to $V_{DS}/2$ plus something, this V_{DS} we will multiply with $V_{DS}/2$ and cancel this. So, I will make V_{GS} equal to $V_{DS}/2$ plus, let us say, $V_C/2$; some control voltage. This is some...


This is an independent voltage. But, I will make V_{GS} equal to... To compensate for non-linearity, make V_{GS} equal to... How we make this to be same? Make V_{GS} equal to $V_{DS}/2$ plus $V_C/2$. V_C is the control voltage. Normally, V_{GS} is made equal to V_C . Now instead, we make V_{GS} equal to $V_{DS}/2$ plus $V_C/2$.

(Refer Slide Time: 10:48)




Then, what happens? Substitute V_{GS} here. So, what do you get? This becomes $2K$ into... If you do this, $2K$ into V_{GS} , V_{DS} plus V_C by 2 minus V_T into V_{DS} minus V_{DS} square by 2. Now, what happens here? This term cancels with this term, exactly. V_{DS} by 2 into V_{DS} is V_{DS} square by 2 gets cancelled with that; and we are left with $2K$ into V_C by 2 minus V_T into V_{DS} , which is perfectly linear as far as V_{DS} is concerned.

(Refer Slide Time: 12:04)



Now, what is the circuit that will give you V_{GS} which is V_{DS} plus V_C by 2? A simple resistive attenuator. Let us see how it looks like. So, if I use here, here V_C , this is nothing but... What is this? This is V_{DS} . This voltage is V_{DS} . This is V_C . So, I put equal resistors R and R . This is anyway gate. This will not... So, if I put equal resistors R and R here, the voltage here at the gate which is V_{GS} , because S is grounded, is going to be V_C plus V_{DS} divided by 2. Is this point understood? This voltage is defined as V_{DS} . This is V_C . So, at this point, I can get V_{GS} , that is, which is equal to V_C plus V_{DS} by 2.

(Refer Slide Time: 13:27)



So, a simple circuit like this is going to get rid of this dominant non-linearity. That means now it is enough if V_{DS} is less than or equal to V_{GS} minus V_T . As long as that is true, this relationship is valid; whereas in earlier situation, when you have wanted to approximate this, then V_{DS} should have been much less than V_{GS} minus V_T . Then only you can make this approximation of neglecting V_{DS} square by 2.

That means you should have worked at a voltage corresponding to a point which is much less than this point; farther into this. Whereas, because of this, now you can go all the way up to pinch off, as long as you are in the triode region. As long as this equation is,

valid, this is perfectly linear. That means these things are becoming perfectly linear here for all the FET characteristics. Is this understood? This is an important concept of linearization, of perfect resistance, which you can use in your practical circuits, wherever you want to control resistance.


Let us see the application of control resistance. So, the same circuit is valid whether it is a JFET or a depletion type of MOSFET. I have illustrated it for what? – enhancement type of MOSFET. The non-linearity occurring in all these things will be exactly same type; which is, $V_D S^2$ type.

Now, let us consider the circuits which are possible with these active devices. As we did in the case of bipolar junction transistor, first we will consider the basic inverter. So, I will consider now what you will call as n MOS inverter, just as an example. You could as well say p MOS inverter or CMOS inverter. But n MOS and p MOS inverters are looking almost exactly identical in their characteristics, except for the voltage bias difference.

So now, for the time being, I will put a resistor here, just as we have been putting this voltage as V_{CC} in the case of bipolar, because this is for biasing the collector base junction, we will call this V_{DD} because we are connecting it to the drain. So, this is a single supply in this. Now, consider this circuit, simple circuit. We have this as, let us say, positive; and here we are applying V_{GS} . This is the output voltage which is equal to V_{DS} . This is the input voltage. V_i is equal to V_{GS} is the input voltage. V_{out} equal to V_{DS} is the output voltage. Now, call this resistance as R_D .


So, we would like to now know about the, what is called transfer characteristic. What is it? Let us put this as I_{DS} . So basically, we can write down the characteristic in the following manner – that, $V_{DD} - I_{DS} R_D$. This is V_{GS} I have put. If I consider the instantaneous values, I can consider it as i_{DS} . This is the symbol we have been consistently adopting.

(Refer Slide Time: 18:28)



Instantaneous value; it is varying, time varying. It will contain D C as well as A C. i_{DS} into R_D equal to V_{DS} . V_{DD} minus the drop here, which is i_{DS} into R_D , is the voltage which is V_{DS} , which we will be calling as the output voltage.

(Refer Slide Time: 19:04)



And we have V_{GS} same as equal to V_i . That means i_{DS} equals... assuming that the transistor is in the current saturation region, i_{DS} is equal to K times V_{GS} minus V_T

whole square. So, K times V_{GS} minus V_T whole square; which is equal to K times V_i minus V_T whole square.

(Refer Slide Time: 19:51)

Transfer characteristic.

$$V_{DD} - i_{DS} R_D = V_{DS} = V_O$$

$$V_O = V_{DS} \quad i_{DS} = k(V_{GS} - V_T)^2$$

$$= k(V_i - V_T)^2$$

IIT Madras

So, we are getting the relationship V_O as equal to V_{DD} , a constant voltage, minus $i_{DS} R_D$, which is K times V_i minus V_T whole square into R_D . This is what is called as the output versus input characteristic.

(Refer Slide Time: 20:20)

Transfer characteristic.

$$V_{DD} - i_{DS} R_D = V_{DS} = V_O$$

$$V_O = V_{DS} \quad i_{DS} = k(V_{GS} - V_T)^2$$


$$= k(V_i - V_T)^2$$

$$V_O = V_{DD} - k(V_i - V_T)^2 R_D$$

IIT Madras


We therefore plot V_{naught} versus V_i . Until V_i becomes equal to V_T , there is no $i_{D S}$. Until V_i becomes equal to V_T , $i_{D S}$ is zero. It is off. The FET is off. Until threshold voltage is reached, current is zero. So, until V_i equal to $V_{D S}$, V_T is reached, $i_{D S}$ is equal to zero. The transistor T is off.

(Refer Slide Time: 21:07)




So, output is going to be at $V_{D D}$. Output is going to be at $V_{D D}$ because $i_{D S}$ is zero. T is off at, let us say, V_i equal to V_T . The channel has got formulated and the current starts flowing. So, what will happen to the output voltage? It will start decreasing. Now, is the FET in the current saturation region or triode region? In this, here, T is off. The question is, the voltage here, $V_{D S}$ in this case, is equal to $V_{D D}$ itself, because V_{naught} is equal to $V_{D S}$. So, that is equal to $V_{D D}$. That is the highest voltage possible.

(Refer Slide Time: 22:27)



The current is starting from zero. Is the FET in the current saturation region or triode region is my question? Have you understood the question? Where is the transistor located? This voltage is the highest possible. The current, the triode, the transistor enters current saturation region for all voltages V_{DS} , greater than V_{GS} minus V_T .


(Refer Slide Time: 23:05)



V_{GS} in this case is V_i . That means, for all voltages greater than V_i minus V_T , the transistor is going to be in the current saturation region. Obviously, if at all I want this transistor to be in the current saturation region, this particular point at which I_D is zero, and this is the highest, should be the point where the transistor is in current saturation region. So, that is the highest voltage V_{DS} possible, V_{DD} . So, the transistor at this point is in current saturation region.

That means the equation that I have used is straightaway valid. Why? Because, V_{DS} is equal to V_{DD} ; and therefore T is in current saturation region, because V_{DD} is greater than V_i minus V_T . That is the assumption.


(Refer Slide Time: 24:52)



Then, this particular thing therefore is going to, let us say, decrease in a square law. That means something like a, what? Something like... square law means what? This is x square; y is equal to x square. That is a parabola. So, ... And up to what point will it go on like this? Until it enters triode region. Because now, this V_{DS} is going on decreasing. Initially may be, V_{DD} is greater than V_i minus V_T . Now, V_{DS} is decreasing. Not only that, V_i is increasing. V_i is increasing; V_{DS} is decreasing.

So, there must be some point at which... What is that? What is that point at which V_i minus V_T becomes equal to what? $V_{D S}$; or, V_{naught} . $V_{G S}$ minus V_T equal to $V_{D S}$ is the point at which it enters triode region. $V_{G S}$ is equal to V_i . $V_{D S}$ equal to V_{naught} . So, corresponding to a point V_i minus V_T equal to V_{naught} , it will enter triode region.


(Refer Slide Time: 26:12)



How do we know this? Because, this is one curve, this is another curve. What is that? V_i minus V_T equal to V_{naught} is a straight line. V_i minus V_T equal to V_{naught} is a straight line. With... put V_{naught} equal to zero, there will be V_i equal to V_T . That means at V_i equal to V_T , there is going to be an intercept here. V_i equal to V_T – this point. This is the point already; and I draw a line like this with 45 degrees; because, if this scale is same as this scale, that will be a slope of 45 degrees and that corresponds to V_i equal to V_i minus V_T equal to V_{naught} , this line.


And this line will intersect this line. What is that line? This one – V_{naught} equal to $V_{D S}$ minus K into V_i minus V_T whole square.

(Refer Slide Time: 27:20)



That will intersect at a certain point.

(Refer Slide Time: 27:25)



Thereafter, what happens? The FET is no longer in current saturation region and it has entered the what? – triode region. That means the equation that is valid now corresponds to $V_{GS} = V_{DD} - I_{DS} R_D$. What is that equation that is valid? $I_{DS} = k(V_{GS} - V_T)^2$. $V_{GS} = V_{DD} - I_{DS} R_D$, which is $V_{GS} = V_{DD} - I_{DS} R_D$, minus V_{GS} square by 2. Is this clear?


This is the equation that is valid. That is, $2K$, this into R_D . $I_{D,S}$ is going to be now $2K$ into $V_{GS} - V_T$, which is $V_i - V_T$, into V_{DS} , which is $V_{DD} - V_{DS}$, which is $V_{DD} - V_{DS}$ square by 2, which is $V_{DD} - V_{DS}$ square by 2, into R_D .

(Refer Slide Time: 28:33)

$$V_o = V_{DD} - 2K \left[(V_i - V_T)V_o - \frac{V_o^2}{2} \right] R_D$$

So, this is the equation that is valid in this region. So basically, the active region, the so called active region, where the FET is acting as an amplifier, is this region. Here, the transistor is entering the triode region. Here, the transistor is off. So, T is in the triode region. Here, the transistor is in the current saturation region.

(Refer Slide Time: 29:20)




So, this is the complete characteristic of an n MOS inverter. This also can be used as a digital gate. You have high as the input. Output is going to be... That is, you have high as the input; output is going to be low. V_i is equal to, let us say, this is the point, V_{DD} . Output is going to be low. If the input is low, output is going to be high. So, this is a digital inverter, the famous n MOS inverter, which has been liberally used in all your what? – VLSI circuits because of its simplicity.

Now, only thing is, there is no such resistance that is used in these inverters in VLSI circuits, because the resistance takes up lot of what? – space. We know that MOSFET itself can be used as a resistance; just now we understood. So, why not put MOSFET itself as a resistor instead of using a physical resistor there? Therefore, in digital inverters, all the resistors get replaced by MOS resistors; MOSFETs acting as resistors.


So, we will discuss that circuit later but this circuit can also be used as an amplifier in this region, if you are operating... If you select your operating point anywhere in this region, this is going to be used as what is called as common source amplifier. So, n MOS inverter or common source amplifier.

(Refer Slide Time: 31:30)




Or, we can operate this anywhere in the region. Let us say, somewhere here. How do I operate it? I will make this as V G S Q – quiescent. This V i is same as V G S. So, I will make this as V G S quiescent. I will apply a D C voltage and then, the signal will vary the V G S around this quiescent in such a manner, the current is going to vary. If this current varies, I D S varies, then, the output voltage is going to vary. Therefore, the slope of this characteristic here on this point, which is, Delta V naught divided by Delta V i. Delta V naught divided by Delta V i is called the gain of the amplifier.

(Refer Slide Time: 32:40)




If you take this slope, it is negative here. The slope is negative indicating that this common source amplifier is inverting, giving a phase shift of 180 degree; and the magnitude of this slope will give you the amplification factor. What is it?

(Refer Slide Time: 32:51)




Therefore, that can be obtained by differentiating this equation. So, please differentiate this equation.

(Refer Slide Time: 33:09)



Not this, because this is not the active region.

(Refer Slide Time: 33:17)



So, the amplifier is set to enter the saturation region here. The amplifier is set to enter the saturation region where the FET is entering the triode region. The amplifier again goes to the limit here where the FET is in off state. These are the two boundaries within which you have to operate the FET in order to keep it as an active device.

So, let us now obtain ΔV_o by ΔV_i for this. It is nothing but... Please differentiate that. What do you get? Nothing here. So, minus, minus $2K$ into V_i minus V_T into R_D . So, this is nothing but the gain of this. This is also written as minus, what is this factor? So, this is nothing but... After all, this is the $I_{D,S}$. This factor is nothing but $I_{D,S}$. So, because, this is really speaking, $V_{D,D}$ minus $I_{D,S} R_D$. So, if I differentiate this, actually speaking, you should get minus R_D into $\Delta i_{D,S}$ by ΔV_i . Because, R_D is a constant.

(Refer Slide Time: 35:04)

$$\frac{\partial V_o}{\partial V_i} = -2k(V_i - V_T)R_D$$

$$= -R_D \frac{\partial I_{D,S}}{\partial V_i}$$

$$[V_o = V_{DD} - [(V_i - V_T)V_o - \frac{V_o^2}{2}]R_D]$$

IIT Madras

Only thing I can differentiate here with respect to V_i is $I_{D,S}$. So, $\Delta i_{D,S}$ by ΔV_i . What is ΔV_i ? The same as $\Delta V_{G,S}$. V_i is same as $V_{G,S}$. So, this $\Delta I_{D,S}$ by $\Delta V_{G,S}$ is called... output current variation for an input voltage variation; it is called transconductance. Its magnitude is conductance. It is from input to output that the change has occurred; for an input voltage variation, what the current variation at the


output is. So, this is called the transconductance. So, the gain therefore, this is also indicated by g_m . So, this factor is called transconductance.

(Refer Slide Time: 35:54)

The image shows a chalkboard with handwritten mathematical derivations. At the top, the equation is written as $\frac{\partial v_o}{\partial v_i} = -2k(v_i - v_T) R_D$. Below this, the same equation is written as $\frac{\partial v_o}{\partial v_i} = -R_D \left(\frac{\partial i_{DS}}{\partial v_{GS}} \right)$, with a circle around the term $\frac{\partial i_{DS}}{\partial v_{GS}}$ and an arrow pointing to it from the label g_m . To the right of this, v_o is written. At the bottom, a larger equation is written and crossed out with a large 'X': $v_o = v_{oD} - \left[(v_i - v_T) v_o - \frac{v_o^2}{2} \right] R_D$. The text 'IIT Madras' is visible in the bottom right corner of the chalkboard.

So, this is equal to minus R_D into g_m . So, please remember that the same expression has been obtained in the case of bipolar junction transistor. There also, the gain was minus g_m into R_C . In the case of FET also the gain is minus g_m into R_D . And therefore, these are all exactly identical in their definitions.

(Refer Slide Time: 36:17)



So, you should therefore know, how one should obtain g_m . The value of g_m is nothing but minus, not minus, $2K$ into what? V_{GS} minus V_T . What is V_{GS} minus V_T ? This can be written as $2K \cdot V_{GS}$ minus V_T is root of I_{D_S} , because, ... divided by K . So, this is $2K$ into root of I_{D_S} by K . So, this is nothing but 2 root of K into ... Is this clear? Because this I_{D_S} is nothing but K times V_{GS} minus V_T . This has to be evaluated at a certain operating point at V_{GSQ} . That is the slope. So, I_{D_S} is equal to K times V_{GSQ} minus V_T whole square. So, V_{GSQ} minus V_T is nothing but root of I_{D_S} by K . So, you substitute this. This is the value of ...

(Refer Slide Time: 38:04)

$$g_m = -2k(V_{gs} - V_T) / V_{gs}$$

$$I_{DS} = k(V_{gs} - V_T)^2 \quad \frac{\partial V_o}{\partial V_i} = -R_D \left(\frac{\partial I_{DS}}{\partial V_{gs}} \right) = -R_D g_m$$

$$= 2k \sqrt{\frac{I_{DS}}{k}}$$

$$= \underline{\underline{2\sqrt{k I_{DS}}}}$$

IIT Madras

Therefore, if you know the value of K and operating current, 2 root K into I D S will give you the value of g m for FETs of similar dimension compared to the BJT. The value of g m is typically one order of magnitude less than that of corresponding bipolar junction transistor. For example, a bipolar junction transistor at 1 milliamper; if it has 40 millisiemens as g m, then, corresponding g m for the FET is going to be about 4 millisiemens.

So, this is why, if it is an amplifier that you are designing, it is advantageous to go for bipolar junction transistors rather than field effect transistors because, for the same dimension, it is going to offer an order of magnitude, better g m, transconductance; and therefore, it is better to go for bipolar junction transistor.

So, let us now consider what is meant by distortion, which we had already discussed in the case of bipolar junction transistor amplifiers. If you consider that V i is V p sine omega t, this is sine wave, we will now have V naught equal to V D D minus K times V p... Now, we should say V i, if we make V p sine omega t, we have a problem. We should have this superimposed over V G S Q so that there is a quiescent; so that this voltage can go to positive and negative around this point. You can increase above V G S Q or

decrease. So, we have V_i is equal to V_{GSQ} plus $V_p \sin \omega t$. And therefore, V_D minus K times $V_p \sin \omega t$ plus V_{GSQ} , DC voltage biased, minus V_T whole square. So, do what you get here? V_{DD} minus...

(Refer Slide Time: 40:47)

$$V_i = V_p \sin \omega t + V_{GSQ}$$

$$V_D = V_{DD} - K (V_p \sin \omega t + V_{GSQ} - V_T)^2$$

$$= V_{DD} - K [V_p^2 \sin^2 \omega t + 2 V_p V_{GSQ} \sin \omega t + (V_{GSQ} - V_T)^2]$$

IIT Madras

We will now couple this on like this. This is nothing but V_{GS} , time varying V_{GS} ; but this is V_{GSQ} , DC, minus this is another DC. So, V_{GSQ} minus V_T is a DC. V_{GSQ} has to be necessarily greater than V_T in order to locate it in the active region. So, this is a positive quantity. V_{GSQ} minus V_T is a positive quantity for this n channel device. So, this therefore can be put as a constant. So, we have this K times, square this, V_T square sine square ωt , plus V_{GSQ} minus V_T whole square, plus what? - $2 V_p \sin \omega t$ into V_{GSQ} minus V_T .

So, this whole thing into R_D .

(Refer Slide Time: 42:11)

Handwritten derivation on a chalkboard showing the output voltage V_o as a function of the input signal v_i . The equation is:

$$V_o = V_{DD} - k \left(V_{p2} \sin \omega t + V_{GSQ} - V_T \right)^2 R_D$$

$$= V_{DD} - k \left(V_p^2 \sin^2 \omega t + \overline{V_{GSQ} - V_T}^2 + 2V_p \sin \omega t \overline{V_{GSQ} - V_T} \right) R_D$$

The IIT Madras logo is visible in the bottom right corner of the chalkboard image.

So, that is the output voltage. Now, let us see. V_{naught} is therefore going to be equal to V_{DD} ; it is a DC; minus K times V_{GSQ} minus V_T whole square. What is this? This whole thing; because, this V_{DD} minus K times V_{GSQ} minus V_T whole squared, which is nothing but, $I_{D S Q}$; this into R_D . So, strictly speaking, this whole thing is nothing but, what is called as, $V_{D S Q}$, quiescent operating point of the FET.

(Refer Slide Time: 42:56)

Handwritten equation on a chalkboard showing the quiescent output voltage V_{DSQ} as a function of the quiescent gate-source voltage V_{GSQ} . The equation is:

$$V_{DSQ} = V_{DD} - k (V_{GSQ} - V_T)^2 R_D$$

The IIT Madras logo is visible in the bottom right corner of the chalkboard image.

$V_{DD} - K(V_{GS} - V_T)^2 R_D$, is nothing but $I_{DQ} R_D$, which is V_{DSQ} , DC voltage. So, that minus... let us take the useful component here; $K R_D (2 V_p \sin \omega t)$, which is the linear term; because we had applied only $\sin \omega t$. We would like this to be amplified and appear as a $\sin \omega t$ term.

So, this is the wanted component $\sin \omega t$ into what $V_{GS} - V_T$; so, that into R_D – we have already taken into account – minus, unwanted component. This is what is causing distortion. This is called the non-linear term in our FET amplifier. So, we have this as $K V_p^2 R_D \sin^2 \omega t$. So, this is the non-linear term; this is the linear term.

(Refer Slide Time: 44:37)


$$-K R_D (2 V_p \sin \omega t) \quad \text{linear term}$$

$$-K V_p^2 R_D \sin^2 \omega t \quad \text{nonlinear term} \quad V_o$$

IIT Madras


We have noticed this. This is nothing but $2 K (V_{GS} - V_T)$. What is that? $2 K (V_{GS} - V_T)$ is nothing but g_m . We looked at it. So, this is nothing but $2 K (V_{GS} - V_T)$, which is nothing but what we have already defined as g_m . So, we will replace this. So, we have already defined – $g_m R_D$ is the gain; that into original input signal which is $V_p \sin \omega t$ with a minus sign indicating that is an inversion.

(Refer Slide Time: 45:34)



Next, we have K , minus K times V_p square R_D sine square ωt . Sine square ωt can be expanded as what? $1 - \cos 2\omega t$ by 2. So, you can see that this non-linear term is contributing to a second harmonic distortion.

(Refer Slide Time: 45:42)



So predominantly, in a field effect transistor circuit, you do not have other higher harmonics; but they are predominantly second harmonic components which are present,

causing distortion. And the extent of second harmonic, you can learn, by how? By seeing that there is a D C term caused by the same thing. The amplitude of the second harmonic is the same as the D C term which comes over and above the quiescent voltage. Let us say, before you apply the input signal, there is a quiescent voltage which is called V_{DSQ} . Measure this using a D C meter. Then, apply a sine wave and measure the shift in the D C output. That shift in the D C output will give you the amplitude of second harmonic.

This is the technique I advise you to use even for measuring the distortion in the case of a bipolar junction transistor amplifier. So, you can quickly measure the extent of this experimentally by finding out the shift in D C, which is $\frac{K V_p^2}{2 R_D}$. So, this is something that you can, in an experiment, do very easily and find out what the second harmonic distortion is. If you are told that keep the amplifier second harmonic distortion less than 1 percent, then, this divided by this has to be kept less than what? – 1 percent. This divided by this should be 1 over 100, point zero 1.

So, this is something that you can always do in design. Suppose you are asked to design a FET amplifier for an output distortion less than 1 percent. Then, you can also find out what should be the value of V_p ; what should be the limiting value of V_p to retain the distortion at less than 1 percent, because this is V_p^2 , and if you divide it by this, one V_p will still be there. The distortion obviously depends upon V_p .

So, it will tell you the magnitude of V_p that should be constrained in order to keep the distortion at a value less than 1 percent. So, this part of the design is important in restricting the design, this thing, what is that? – inputs, to specific values. So, what is it? We can just see, $\frac{K V_p^2}{2 R_D}$ divided by $R_D g_m$ into V_p . So actually, g_m itself is defined as $2 K V_{GSQ} - V_T$.

(Refer Slide Time: 49:53)

The chalkboard shows the following derivation:

$$\frac{\frac{KV_b^2 R_n}{2}}{\cancel{g_m}}$$

At the top right, there is another expression: $-\frac{KV_b^2 R_n}{2}$. The IIT Madras logo is visible in the bottom right corner.

So, you can therefore get the extent of distortion using this. We measure the input signal in terms of V_T . In the case of bipolar junction transistor, here, you are going to do it using this K , the parameter associated with... So please see; this g_m is, really speaking, equal to what? $2K$ into V_{GSQ} minus V_T . So, K gets cancelled with this. So, distortion is really V_p divided by 4 times V_{GSQ} minus V_T .

(Refer Slide Time: 50:34)

The chalkboard shows the following derivation:


$$\frac{V_p}{4(V_{GSQ} - V_T)}$$

Other expressions on the board include $-\frac{KV_b^2 R_n}{2}$ and $-\frac{R_n g_m V_b^2}{2}$. The IIT Madras logo is visible in the bottom right corner.

If this is therefore to be kept at much less than 1 percent, that means 1 over 100, then, you can find out what V_p should be. V_p should be much less than $4(V_{GSQ} - V_T)$ divided by 100.

So, let us take, V_T is 1 volt, you take. V_{GSQ} is, let us say, 2 volts. So, 2 minus 1 volt, 1 volt by 25; 1 by 25 volts, which is 1000 by 25. Or, it should be kept at less than, much less than, 40 millivolts; or, much less than 40 millivolts means, typically of the order of 4 millivolts or so.

(Refer Slide Time: 51:00)


$$V_0 = V_{DD}$$
$$V_p \ll \frac{4(V_{GSQ} - V_T)}{100}$$
$$\frac{V_p}{4(V_{GSQ} - V_T)} \ll \frac{1}{100}$$

IIT Madras

So, this is a classic example as to how you should restrict the distortion.

So, we will consider the other amplifiers in the next class.