


Analog Integrated Circuit Design
Prof. Nagendra Krishnapura
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture - 60
Transistor Sizing in Practice

Hello and welcome to lecture sixty of analog integrated circuit design. Hello and welcome to lecture sixty of analog integrated circuit design. This will be the final lecture of this course. In this lecture will finish some of the unfinished thread from earlier lectures and also summarize the course. In the previous lecture we were talking about discrete time filters, that is implementing discrete time filters using switch capacitors and op-amps, and we discussed how to generate the topologies for by linear transform filters and so on. What will discuss now is one particular detail of implementing switched capacitors which will reduce the errors.

(Refer Slide Time: 00:52)



We know that a switched capacitor filter consists of units like this, I will show just one switched capacitor unit, which can be part of an integrated, and let me label these lecture ϕ_1 ϕ_1 ϕ_2 and ϕ_2 . And the reality these switches will have to be implemented using MOS transistors. So, what happens is that, all these switches are implemented using MOS transistors. Now we know that if you have a MOS transistor switch, and the switch will be on if this V_{GS} is sufficiently higher than V_T . And you would like to


have as large a $V_{GS} - V_T$ as possible. So, that the on resistance of the switch is small. So, if you have an NMOS transistor to terminate on you would tie the gate to V_{DD} and if you have a PMOS transistor you would tie the gate to zero volts of ground.

So, because of this what happens is that if the voltage at the terminal of the switches let us say V_1 is close to V_{DD} , the NMOS transistor going to be off or at least will operate with the very small V_{GS} very small $V_{GS} - V_T$. So, that means, that the switch resistance will be rather high. So, the NMOS switch is good when V_1 is close to ground and the PMOS switch is good when V_1 is close to V_{DD} . So, depending on the voltages that you want to switch you may have to use an NMOS switch or a PMOS switch or a combination of the two. So, if your V_1 occupies the entire range or a significant part of the range from zero to V_{DD} then what you would do is use a parallel combination of P and N MOS and tie this to V_{DD} , and tie this to ground in order to turn it on.

So, in this case for lower values of V_1 the NMOS switch will be active, for a high values of V_1 the PMOS switch will be active, and you can work with a larger range of V_1 , and this is known as a transmission gate switch. Now typically what happens is that will as usual have a fully differential implementation and this point I will single ended circuit for simplicity, but this point will be at the common mode voltage of the op-amp, the input common mode voltage of the op-amp, and these things will be connected to common mode as well. Now this switch the first switch here is connected to the input V_i . So, it has to handle the voltage range that is occupied by the input voltage whereas, the if you look at these other switches they are connecting this point to common mode voltage. So, they do not have to handle a large range of voltages.

So, typically this has to be a transmission gate switch, and these can be single channel switches, and if the common mode happens to be closer to V_{DD} you would use a PMOS switch and if it happens to be close to ground you would use an NMOS switch if it is in the middle both are equally barred, but an NMOS may be better because of its higher mobility, which means that it will a lower resistances. So, that is one particular practical aspect in implementing these switches.

(Refer Slide Time: 06:13)




Now when you implement these with MOS switches I will show single channel switches everywhere does show that the diagram is simpler, but it understood that the input switches usually a transmission gate switch. These will be the common mode voltage of the op-amp and I am showing a single ended implementation, but it understood that we will in practice make everything differential. Now whenever MOS transistor switch is on that is lets an NMOS transistor whose gate is connected to V D D. So, this is on it will have a charge whose magnitude equals the gate capacitance times overdrive voltage.

Overdrive voltage depends on the voltage to which the gate is connected and also the voltage to which the drain and source are connected when it is on this voltage and that voltage will be approximately the same. So, i will call both of them V 1. Now if you examine the charge on each of these, this one will have channel charge which is WLC o x V D D minus the input voltage minus V T when it is on. And all of these things will have a channel charge that is V D D minus V c m minus V T. So, the important difference is that the channel charge of this is dependent on the input signal whereas, the chance charge of these switches is not dependent on the input signal its some fixed value. We cannot determine precisely what it is, but you know that it is some fixed value because the drain voltages are some fixed value V c m.

Now what happens when a transistor turns off remember when the transistor when this transistor turns off that is when the voltage across this is to the value of the remember the

sampling instant is determined by the turning a of this switch when the switch is turned on when ϕ_1 is high the voltage here is V_i and here it is zero and when ϕ_1 becomes low these become open circuits, and the sampling instant is when ϕ_1 times low, at that point the value of V_i is stored on this, but also what happens is when a transistor turns off that say it is on and it goes to off. So, this Q_i will go from whatever value it had to zero. So, it has to go out of the drain and sees terminals, and it turns out that I will show whatever is connected either side by some impedances Z_1 and Z_2 , and a certain amount of charge will go that way I will call it Q_1 , and I will call that Q_2 . The sum of Q_1 and Q_2 will be Q_i . So, it turns out that the part that goes out Q_2 will be much smaller than Q_1 if the impedance Z_2 is much higher than Z_1 .

(Refer Slide Time: 47:39)




So the bottom line is charge tends to flow into the side, which has a lower impedance connected to it. Now there are papers, which analyze the phenomenon in detail you can consult them if you want the details with this, but the summary is that if you do not want the charge to go to someplace you would like to establish high impedance at that point. Now I just now said that when the switch opens the value of V_i even established on the capacitor, but it is not just the value of V_i any charge that flows out of the switch will also going set on the capacitor. So, the sample value will be error, and this happens everywhere you have switched capacitors any switch that turns of also injects an error charge into the capacitor, and exactly how much it is depends on the relative impedances and so on.

So, the main problem here is that the charge in this is dependent on the signal and it is usually not such a simple dependent it will have some nonlinearity as well. So, when you turn off this will switch you will get some error which is typically non-linear on C 1. So, in order for the charge from this not to flow to that side what you would like is to have a high impedance looking to the right that is looking that way you should have high impedance, and that can be established by turning of this switch whatever is labeled phi 1 here near the virtual round before you turn of that one. Although both are labeled phi 1 in practice what you do is you turn of this switch before that one. So, once this is turned off looking this way it is an open circuit, and when then you turn this off turn of this switch and most of its charge will go into the left side whatever is provided V i and nothing is going to C 1. So, the sample value will be accurate.

So, in general it turns out that the switches they are connected to the virtual ground should be turned off before the switches they were connected to the other side, the input side. Remember in some configuration this could be phi 1 and another this could be phi 2 and so on. So, it is very typical to have two versions of phi 1 that is you have something that turns hourly for the for use on the right side, on the virtual ground side, and you have something that turns of late for use on the input side. So, in a practical switch capacitor filter although we initially labeled everything with two phase phi 1 and phi 2 will have four phases.

(Refer Slide Time: 12:47)



Now, first of all let say this is ϕ_1 , and ϕ_2 will be like that, there will be a certain non-overlap and this is required because you see that this is ϕ_1 and that is ϕ_2 if the two or on simultaneously it will short-circuit the input. So that is absolutely unacceptable. So, there has to be overlap between ϕ_1 and ϕ_2 . And top of it you also have two additional phases I will show it has a smaller than the other ϕ_1 it may call it ϕ_{1e} and similarly ϕ_{2e} . And the point here is to have a gap between these two ϕ_{1e} turns off before ϕ_1 and similarly, your ϕ_{2e} turns off before ϕ_2 . And this is used for the virtual ground switches and this is used for the input side switches.


So, this is something very important in a switched capacitor filters you have to do this in order to reduce the errors you do what is known as charge injection this phenomenon of showed charge inside a MOS transistor coming out when the switch turns off is known as charge injection and charge injection flows out of both drain and source, but it flows more into the side which has lower impedance. So, if you do not want the charge injection error to appear in someplace we should make sure that that side has a high impedance. So, that is the general principle.

And by the way these are the control voltages for an NMOS switch that is let us say when I have a switch labeled ϕ_1 what it means is that I could have an NMOS switch with ϕ_1 as the control voltage where ϕ_1 goes from zero to V_{DD} or a PMOS switch with ϕ_1 bar as the control voltage or a transmission gate with ϕ_1 controlling the NMOS and ϕ_1 bar controlling the PMOS. So, you can see that although ideally you label the phases in the switch capacitor circuit ϕ_1 and ϕ_2 you can end up with a lot of phases you have ϕ_1 ϕ_2 and the early version ϕ_{1e} and ϕ_{2e} , and also the complemented versions if you have both N and P MOS switches. To that brings us to the end of discrete time filters we have dealt with them very briefly it is just an introduction that will help you start off with if you read other references question papers with this you should be able to at least understand how discrete time filters can be designed.

And then with a little bit of extra material you should also be able to design them and cannot simulate them there will be handout an addition to this course which will tell you how to stimulate switched capacitor of filters. The next thing that we look at is how to choose transistor sizes in a circuit we have made a number of circuits mainly op-amps and trans conductor and also transistors were use to make current sources, and so on. Now we have to choose transistor sizes and...

So, far we have use the square law model some kind of guidance what first of all we know that the square law model itself is highly oversimplified and especially when the channel lengths become very short is quite inaccurate. So, what is done in practice what a real designer would do is when you are exposed to some technology you first play around a little bit. So, that you get familiar with the parameters, and then when you want to start off designing some circuit you choose the sizes accordingly that is what I am going to outline in the next few minutes.

(Refer Slide Time: 17:48)




Now, the square law model it says that the saturation current in reality many of these things are highly inaccurate. First of all the square is not really true at short channel lengths, and also I_D is proportional to W this is marvelous true when the transistor width is much more than the minimum width given in the given technology and this is usually true for analog circuits, but this the inverse proportionality L this is not really true it is true that I_D increases if you reduce L , but it is not true that its exactly in inverse proportion.

And then of course, this is highly oversimplified as well. So, what should you do what you must do is essentially calculate the g_m and other quantities of interest for a transistor using a simulator over a range of bias currents, and this is something that you have to do anyway initially when you are exposed to a new technology you do this. So, that you get familiar with the possible parameter ranges and then you choose the

transistor sizes properly. Now what parameters are interested in usually g_m is of primary interest because in analog circuits you have gain to be g_m times r_L on a common source amplifier or g_m by c as unity gain frequency of an op-amp and so on. So, g_m is definitely of primary interest now another quantity of interest g_{ds} or many times you can think of g_m by g_{ds} which is the inherent DC gain of a transistor this appears as a DC gain of op-amps and so on. When it is loaded by itself that is when it is not operating with an external load. So, that is another quantity and also you have to be worried about swing limits that is headroom issues, so V_{GS} minus V_T and the absolute value of V_{GS} or other quantities of interest.

Because these will tell you how much room you have after allowing for these things for the signal swing and finally, you have f_T or g_m by C_{gs} as quantity of interest f_T does not directly tell you what frequency the circuit will operate at, but it will only give you a guideline that you have a larger f_T your circuits frequency operation could potentially be higher. Now typically datasheets that tell about a technology also list the value f_T usually a single number is given, but this is not very useful because that is evaluated with the usually an unrealistically large value of V_{GS} and V_{DS} and so on. So, again you evaluate this with the values of V_{GS} and V_{DS} that are reasonable now.

(Refer Slide Time: 21:40)



How do we go would doing this, first of all you choose the channel length. Now again as I said although the square law model says that I_D is related only to the W by L ratio it is

best to think of W and L as two separate parameters. So, you choose the channel length L based on some criteria I will come to those things, and then you can scale the parameters based on W because I_D will be proportional to W . For instance let us say you start with the minimum channel length in some technology. And then you bias at a given I_D and determine many parameters let us say g_m and g_{ds} or g_m by g_{ds} switch is an indicator of the DC gain and f_T or g_m by c_{gs} and some time you may also be interested in g_m by g_{mb} that is the bulk trans conductance, and also V_{GS} and V_{GS} minus V_T and these are usually have interest for the swing limit. And then you vary I_D over some range and plot these parameters.

Now once you do this you will get an idea of how much g_m you will get for what I_D and what is the kind of g_m by g_{ds} you can expect and so on. And, this process has to be repeated for a different length let us say you find that the g_m by g_{ds} is rather inadequate then you have to increase the channel length and do this. So, typically what I would do and what I would recommend the duo also do is you choose the minimum length and may be twice the minimum length four times the minimum length etcetera and then list all these parameters are plot all these parameters versus bias current, and then you will get an idea of what possible g_m s you can expect, it also tells you whether you will be able to accommodate that in a given supplies because you also plotted the V_{GS} and V_{GS} minus V_T and so on. So, just to give you an illustration let me write down the final step here.

(Refer Slide Time: 24:41)

The image shows a digital whiteboard with handwritten notes and diagrams. On the left, there is a circuit diagram of a MOSFET with a bias current source I_{bias} and a gate voltage V_{GS} . Below the diagram, the following equations are written:

$$I_D = I_{bias}$$

$$V_{GS} = V_{GS0} = 0.3V$$

The text "Plot vs. (I_{bias}/W) " is written below the equations. To the right of the diagram, there is another circuit diagram showing a MOSFET with a bias current source I_{DS} . Below this diagram, the following text is written:

From the operating point info, get $g_m, g_{ds} (g_m/g_{ds})$
 $g_m/g_{mb}, g_m/c_{gs} \sim f_T$
 $V_{GS}, V_{GS} - V_T$


Now how do we go about simulating these things first of all you can bias the transistor at a given current using negative feedback. So, the transistor is real typically you choose something W much more than W_{min} and L of whatever value you want. So, let us say I start with L equals L_{min} and I will bias the transistor had a particular V_{DS} that I would like to have the reason is that I could have done this as well.

Now if the current happens to be rather large what happens is that you will end up with the very large V_{GS} usually you do not bias the transistor and an analog circuit with the very large V_{DS} . Now you could do that the reason you do not do it is you have as much headroom as possible and when you reduce the V_{DS} it does have some influence on the parameters. So, typically you do this with reasonable value of V_{DS} keeping that fixed although there is nothing long with using a diode connection.

So, once you have this then this will get biased at a drain current of I_{bias} V_{GS} will get adjusted by negative feedback, and let me call this V_{DS0} V_{DS} will be V_{DS0} , which you could choose to be a relatively marvelous value of let us say 0.2 V of 0.3 V. So, then depending on your simulator you could do various things first of all typically this simulator will let you evaluate the operating point simulate the operating point and report the value of g_m . You can get g_m and g_{ds} also and of course, from these you can calculate g_m by g_{ds} you can also calculate g_m by g_{mb} if that is of interest to you and you can also calculate g_m by c_{gs} which is approximately the f_T and this f_T is evaluated with relatively small value of V_{DS} , and also not the highest value of V_{GS} that is possible, and you can also report the value of V_{GS} and $V_{GS} - V_T$.

And you can plot this you can plot versus I_{bias} that is usually that have better to plotted versus the current density that is I_{bias} by W . Because as I said repeatedly all these things will scale right if you double the value of W keeping the V_{GS} as the same and V_{DS} as the same, you will double the value of the drain current you will double the value of g_m , f_T will remain the same and so on. So, you plotted versus the current density essentially you should tell you what current density to bias to get what value of f_T , and then g_m and I_D can be scaled from this.

(Refer Slide Time: 28:10)



I will show an example of this which has been evaluated for some particular process. So, this is exactly what I meant. Here X-axis is shown as I_{bias} and this is for a 10-micron wide device. So, the current density can be calculated as I_{bias} divided by 10 microns. So, you could plot it versus the bias current per micron or versus the bias current itself; you are worried that it doesn't matter because everything will scale with the width. Now, what are these different curves? The first one says it is f_T , the second one is g_m , the third is g_m by g_{ds} , the fourth is g_m by g_{mb} and V_{dsat} and V_{GS} and so on. So, let me start with the g_m curve. What it says is that for this particular transistor, as you increase the bias current, g_m will increase, but after a certain point it starts decreasing. This is partly because a transistor tends to go to a triode region as well as the V_{GS} starts increasing beyond a certain value.

And also, as you increase the value of I_{bias} , the f_T value goes on increasing, and if you are operating at high frequencies, you would like to operate with as high f_T as possible. Now, f_T does not give you directly what frequency the circuit will operate, but it essentially uses the full relative size of the parasitics if you have a large value of g_m by C_{gs} of the transistor; that means, that the transistor parasitics are relatively small, that is one way of thinking about it. So, at high frequency, you would like to have large g_m by C_{gs} . So, that it can drive on external capacitance or even the internal capacitance can be driven faster. So, this gives you an idea of what f_T to operate.

And similarly the value of g_m by g_{ds} tells you what value of DC gain you can get if you bias this with current source that is an ideal active load. Now you can see that this by the way for transistor length which is the minimum in this particular process which happens to be 0.12 micrometers, and you can see that the maximum value of g_m by g_{ds} is only I wrote 13 or 14, and it keeps falling as you increase the value of I_{bias} it is constant up to some value and then it keeps falling this is again this typical if you try to operated a very high current density you will end up with a rather poor DC gain.

And g_m by g_{mb} this tells you how much the influence of the back gates this may be of interest in cases where you have body effect in this case the g_{mb} is rather small compare to g_m . Now the other important things here are the $V_{d,sat}$ and V_{GS} . So, what do these things tell you let see you choose the peak of the f_T curve that is you choose to bias effect two million for 10 microns that is you choose to bias effect two million for 10 micron width, and this part is 10 micron because that is what I have simulated. In fact, the better way of thinking about this is to think about as 200 micro ampere per micron width.

So, it looks great because you get the highest g_m by C_{gs} that is possible, but if you look there at two million, the V_{GS} value can be as highest 0.9V source now that may or may not be acceptable for you. By the way you see there are many curves here there are three green curves and three red curves. Now as I mentioned in in earlier lecture dealing with the CMOS process there will be process variations.

What have plotted here is for different process corners and also for different temperatures. Now you do not have to do it for every possible corner here the green curves corresponds to a low-temperature of 0 degrees and the red curves correspond to a high temperature of 100 degrees. The reason to do this is that you also have to deal with the worst-case scenario you can see that f_T is low at a high temperature. So, this is what is going to be limiting your performance right, and g_m is also low at a high-temperature and so on.

So, if you do not want to calculated over all the process corners and temperatures at least you could do it over the worst corner, which is typically called slow corner where the mobility is rather low and also at the highest temperature which could be 70 degrees or 100 degrees based on your interest, and you can do it for the worst-case because there is

no point simulating in the best case and then you simulate in the other corner and finding that the circuit does not go any more. So, you should have an idea of what the worst-case is even before you start to design.


So, here you see that the transistor V_{GS} is rather high and if you go to the higher current density it will be even higher the transistor V_{GS} is even higher and you may or may not be able to accommodate that much V_{GS} similarly, $V_{d,sat}$ here is at this current density is about 300 milli volts. So, if you acceptable that is fine you could bias it and have relatively high-frequency performance from your circuit otherwise you will have to back down from the peak current density you have to biased it see 100 micron appeared for micron or something lower.

Now what else can you do with this. So, let us say you clue individuals to bias here. So, this gives you a g_m of 5 milli siemens that is for 10 micron width. So, you can think of it as 500 micros siemens of g_m for a micron of width. So, depending on the g_m value that you want you scale up the width. So, let us say you are interested in an transistor with the 50 milli siemens g_m what you must do is choose a 100 micron width and choose a bias current of 200 micron ampere per micron times 100 microns which is 20 milli amperes. So, that is how you would use these curves. So, like I said generating this curves itself is an educational experience you should do this for a given process then you get a feel for this process. Now you having done all this then you look at the value of g_m by g_{ds} you get is rather miserable it is just about 5.5 also. So, even if you bias this transistor with an ideal current source active load the DC gain that you get will be 5.5.

And this could be your limiting factor in some cases it is not that in every case you would like to maximize f_T or a g_m a given current what you may want is high DC gain. So, for that reason you may have to choose smaller bias current, smaller bias current density what is important is the current density that is current per micron of width. So, let us say you would like to have as high DC gain is possible then you would choose a different operating point. So, let see somewhere here this is 100 micron ampere of current per 10 micron width or corresponds to 10 micron ampere per micron, and in this case you will get a DC gain of about 13 which is still relatively low value, but higher than before.

Now if you go back and look at the value f_T , now I see that you come down significantly from there, and you solve the illustrate the trade of if you would like to have a high DC gain you will end up with a slower device. So, that is another issue and similarly, you will have a g_m that is rather small you will have to leave with this value of g_m instead of 5 milli siemens it is may be 1.8 milli siemens for so. So, this is for the minimum length and as you know if you want a higher DC gain typically you would not choose the minimum length you would choose longer transistor.

(Refer Slide Time: 36:30)



So, what I have done is also evaluated this for approximately twice the minimum length and that is 0.25 microns. So, you notice many things immediately. First of all previously the peaks of f_T and g_m are occurring somewhere around bias current of 2 millions that is 200 microamperes for microns. Now here they occur slightly earlier and also the values are lower. So, you see that this worst-case peak f_T is almost 75 gigahertz here whereas, here the worst-case peak f_T is some 22 gigahertz. So, you do fall significantly in the peak f_T when you go to a longer channel length similarly, if you look at 1 milli ampere bias current or 100 microamperes per micron of bias current the g_m value here was about 5 milli siemens whereas, here it is about 3 milli siemens again I am only looking at the worst-case there are this curves here for three corners and two temperatures.

But worst-cases what matters similarly, again you see that for 1 milliamp already you reach V_{GS} . Of 800 milli volts of source and so on, but what is the advantage of going to I equals 0.25 micron the highest g_m by $g_d s$ that you get is lot higher where as previously you are limited to about 14 now if you operate with a 100 micro ampere bias current which corresponds to a 10 micro ampere per micron width you will get a DC gain of 40 which is a not higher than before. So, if you want a large DC gain. So, let us say you are designing cascade op-amp where the DC gain is the order of g_m by $g_d s$ square and the DC gain you required was of the order of 1000 clearly each transistor must have a g_m by $g_d s$ which is 30 or 40 or even higher because what appears is not just the $g_d s$ of a single transistor, but of many transistors.


So, you would have to choose a longer channel device, but this also means that he will be compromising on speed. So, this is a trade of that you cannot avoid, but this curves will help you a figure out which transistor lengths to use and then from where you can scale up for a given g_m . So, let us say you have decided to operate where the g_m by $g_d s$ is around 40 that is 10 microampere per micron so; that means, that will be operating somewhere here. So, this is let us say this is about 1.5 milli siemens it is a little less than that, but I will approximated 1.5.

So, I have 1.5 milli siemens for 10 microns of width. So, that is 150 microns siemens per micron width. I would like to keep the same DC gain g_m by $g_d s$, but I want a higher g_m let us see if to obtain the desired unity gain frequency in an op-amp then. So, let us say I wanted 15 milli siemens what I would have to do is use under micron width because I have to scale this up by factor of 100, and also I have to scale up the current density by a factor of 100 I am operating at 10 microampere per micron and I have to operate this at 100 times higher current that is 1 milli amps of I_D and at that point my V_{GS} minus V_T will be around 150 milli volt which is usually rather acceptable value and you can comfortably bias the op-amp. So, this is how would you use this shot of cheat sheets right.

Now, if you look at the literature there is something known as the g_m by I_D methodology, and it is something similar what you plot there is just the value of g_m divided by I_D versus the V_{GS} or V_{GS} minus V_T . Now you can do that that the information that we will not get from there is the value of the inherent DC gain of the transistor that is information about $g_d s$ and so on. Now whichever you choose to use

you have to generate this plots yourselves there is not much point looking for this plots for a given technology it is only by playing around with the technology yourselves that you will get a feel for what the process can do, and where to bias the transistors and this simulations are rather simple and or an interesting way to get started with the process, and also get useful information. Of how to start up your design just for completeness I will show you the curve for.

(Refer Slide Time: 41:26)




An even longer channel transistor in this case I have used approximately four times the minimum length or 0.5 micron and the width is the same and you see that the peak f_T comes down even more, but the reason for going to a longer channel is the higher DC gain and you can see that you can get a DC gain of almost 80 75 are so, in the worst-case. So, if you want higher and higher DC gain you have to longer and longer channels, and there is no end let us say that you are looking mainly at DC gain performance and primarily not at speed then you can even increase the channel length and do this ah simulations. Once you do it for a few different channel lengths you will get a feel for what you have to do and you want a DC gain beyond the values that are given by.

Whatever your simulated then you go to anyone longer channel length. So, that is quite easy you have to do this for both PMOS and NMOS. So, that you have information an both because many times you use a PMOS input pair and NMOS input pair and a different loads and so on. So, I would say that whenever you are introduced to a new


technology a good point is start-up with is to generate these curves of g_m , g_m by g_d s and f_T and also the bias values of V_{GS} minus V_T and V_{GS} for different current densities, and you should try and similar these things with width that is much more than the minimum width because that is where the scaling with the width is valid, and it is also convenient if you plot these things versus the current density that is the current per micron of width rather than the current itself as I have done, and then that will give you a good starting point for value of designs. So, that is out off brings us to the end of the course.

(Refer Slide Time: 43:15)




I will quickly summarize what we have done in this course and rapid up. This is what we start of course goals we wanted to learn about how to design a negative feedback circuits an CMOS IC's. Basically you look at the principal of negative feedback for controlling the output to a desired value then design amplifiers and voltage references and some other circuits mainly I learn the design of op-amps and also we wanted to see how to make phase lag proofs are basically frequency generation circuits using negative feedback and then some kinds of filters, now what I have actually done.

(Refer Slide Time: 43:46)



We did go through in great detail about negative feedback amplifiers is. So, how to design amplifiers using negative feedback and dealt with stability, and how to frequency compensated that is to configure the negative feedback loop for stability then we saw negative feedback circuit using op-amps and op-amp models that you can use.


(Refer Slide Time: 44:08)



Then you saw how to make op-amp on CMOS IC's to do that first we went through the components that are available on a CMOS integrated circuits, and the device models that you can use for the CMOS transistors, and also some things that you would probably not

be familiar with earlier, but the relevant to IC design such as miss-matching noise when we saw number of different kinds of op-amp. So, single stage op-amp on cascade op-amp which gives a higher DC gain and two and three stage op-amp with miller compensation and two and three stage op-amps with feed forward compensations different structures for getting higher and higher DC gains while meet any stability. When we look that fully differential op-amps common ways of analyzing fully differential circuits using differential common mode half circuits.

(Refer Slide Time: 44:52)



And common mode feedback which is an essential part of all fully differential circuits and fully differential versions of the miller compensated op-amp, and the feed forward compensated op-amps.

(Refer Slide Time: 45:08)

Course contents-Phase locked loop

- Frequency multiplication using negative feedback
- Type I, type II loops
- Oscillators
- Phase noise basics
- PLL noise transfer functions

NPTTEL Nagendra Krishnapura Analog Integrated Circuit Design

When we looked at the phase lag loop as a problem of frequency multiplication using negative feedback that quickly broad us to type 1 loop, which was rather not practical and the typed loop which is widely news any way briefly looked at accelerators and also the phase noise of accelerators and. So, on and we also looked at the noise in a phase lag loop. The noise in a phase lag loop is in the phase do mine and it somewhat distinct from the voltage noise that you are familiar with in circuits. So, we knows how to calculate those things and how to interpret the phase margin.

(Refer Slide Time: 45:40)


Course contents-Applications

- Bandgap reference
- Constant current and constant gm bias generators
- Continuous-time filters
- Switched capacitor filters

NPTTEL Nagendra Krishnapura Analog Integrated Circuit Design

Even came to applications we dealt with how to make a band gap reference that is constant voltage reference on an integrated circuit we also looked at how to make certain types of current references that is current references which are proportional to absolute temperature and which result on a constant g_m when you bias MOS transistors and. So, on then we also very briefly looked at continuous time filters and Swiss capacitor filters. So, finally, the point is what should you be able to do.

(Refer Slide Time: 46:18)



The slide is titled "What you should be able to do now" and contains a list of eight bullet points. At the bottom left is the NPTEL logo, and at the bottom right is the text "Nagendra Krishnapura Analog Integrated Circuit Design".


- Analyze and design adequately stable negative feedback loops
- Design transconductors and opamps
- Design appropriate biasing circuits
- Design fully differential circuits with common mode feedback
- Analyze circuit noise and offsets
- Design the basic type-II Phase locked loop
- Understand other opamp architectures
- Understand other phase locked loops, frequency synthesizers, and clock and data recovery circuits

Now if you are followed the course properly you should certainly be able to analyze and design adequately stable negative feedback loops, and design trans-conductors and op-amps and also appropriate biasing circuits for the these or any other circuits using transistors. You should also be able to design fully differential circuits and design common mode feedback circuits for them. And also you should be able to analyze circuit noise and offsets based on the noise models, the type-II PLL something that we dealt with in detail.

So, the basic type to PLL you should be able to do and simulating the phase do mine, and if you come across other op-amp architectures I think based on this you will be able to understand with the little bit of work and perhaps, also understand other phase locked loops which may have some more details and refinements, frequencies in the synthesizers and clock and data recovery circuits. These are a type of phase locked loop

used with not periodic input signal, but with a random data input signal when you want to extract the clock that corresponds to the data.

(Refer Slide Time: 47:14)




Here there is a some examples of circuits, this is voltage regulator with a band gap reference you would be able to in principle design this based on what you know so far. And this is something that we are not dealt with at all a current steering digital to analog converter, but basically it is a bunch of differential pairs and again you should be able to design these things. So, that it was properly in feedback amplifiers of course, and then the continuous time filter.

So, the bottom line is you should be able to do some design beside the specific technical knowledge that you acquired for design you should be comfortable with evaluating multiple options because there is no real one good option there are many topologies is the different people have investigated, which are suitable for different contexts and find you may have ourselves find that when you go from one process technology to the another some topology is better than the what you used in the other process and so on. So, what you need is basically short of mental flexibility you should have multiple options on your hand you should also be comfortable with trial and error approach because you may not be able to analyze everything completely before the start of the design. So, design into little bit and see how it goes, and come back and it right and so on.

And multiple ways of looking at building blocks, so that you understand them thoroughly and you should also develop inclusive thinking on understanding and this is kind of related to what I mentioned earlier if you understand the same circuit from different points of view you also gain valuable intuition about its operation. And finally, is the last three are very important for design and especially for coming up with new designs that may not have been done before at all.

First of all curiosity otherwise we will not be able to look at new things at all you should be open-minded that we should not be. So, rejected about some circuits that you already design you may you should be open to the possibility that there may be some other circuit that will work better in the given in the context and finally, it is have two thorough because many time superficially you can come up with a circuit idea, but you have too evaluated thoroughly to see whether it really fits in with the application that you have in mind. And there are other op-amp architectures.

(Refer Slide Time: 49:22)



I will just mention the class AB output stage this is something that we did not deal with in this course is mainly used when you have to deliver a very large load current this is the op-amp that we have discussed in the course in great detail the two-stage op-amp.

(Refer Slide Time: 49:28)


Class AB opamp

- Large output current drive with a small quiescent current
- Signal coupled to both transistors of the output stage
- Crossover distortion
- Used with heavy loads-speaker driver etc.

NPTEL
Nagendra Krishnapura Analog Integrated Circuit Design


The single stage op-amp is shown as a trans conductor here, and it has the second stage main point is that the bias current of the second stage is fixed. So, if you have to deliver a large current this I_1 as to be more than that very large current. So, that leads to a very high quiescent far dissipation of the op-amp. So, the basic idea behind the class heavy op-amp is to not used a fixed current source here, but use a current source that is dependent on the signal. So, if you have a large signal you make this current source large and if it is the signal is not there you keep it at a small value. Now in our traditional op-amp only the gate of a transistor M_{11} received the signal now M_{12} also has to receive the signal around a different bias voltage V_{g12} , you cannot simply connect this to that one that will also lead to a very large current. So, there are many arrangements to do this.

(Refer Slide Time: 50:31)



But one classic arrangement is what was published initially by Denni Spontyselly. It is a particular kind of biasing circuit which you apply the signal directly to the NMOS transistors here, and it also gets converted to the PMOS, and it turns out that you can adjust the quiescent current independently for the output branch.


(Refer Slide Time: 50:52)



Based on this one and you can see the details in this particular paper. So, this is a particular op-amp of tremendous practical interest that you can look up in the references.

and the basic principle is exactly the same as what we have done before the output stage is different and the operation of that you can look at from this reference.

(Refer Slide Time: 51:14)



And many other references in the literature, and these are some general references you can use this is a classic tutorial an op-amps which is still rather useful and this is about the class heavy op-amp, and this the third one is in particular about ah op-amps with multiple stages and then the last one is about feed forward op-amps.

So, that brings us to the end of the course now besides these there will also be a detailed handout an op-amps and one one phase locked loops that you can refer to hope you enjoyed the lectures thank you for listening I also like to end by thanking the imperial star for facilitating, the recording and editing and so on. They have come during all days including Saturday's in order to do this it is a lot of work and I would like to in particular mentions Sergio Francis for going through the painstaking job of editing all my lectures.

Thank you have fun.