


Semiconductor Devices and Circuits
Prof. Sanjiv Sambandan
Department of Instrumentation and Applied Physics
Indian Institute of Science, Bangalore

Lecture – 49
Amplifiers using MOSFET- continued

(Refer Slide Time: 00:14)




So far we have been assuming that if the MOSFET is in pure saturation say saturation, and it is if it is an ideal MOSFET, then any fluctuation in the drain to source voltage does not create a current. There is no current. But if there is channel length modulation ok, so ideally the MOSFET so far we have been looking at MOSFETs that look like this, but if there is channel length modulation the MOSFET characteristics would look like that. And technically speaking a small fluctuation in V_{ds} , now will cause a fluctuation in I_{DS} here ok. And the way we want to take into account this channel length modulation effect is we will consider two circuits in parallel.

From now on whenever we say channel length modulation is important, we will say that there is a MOSFET that is where there is a no channel length modulation and a finite output resistance in parallel to this MOSFET, which takes into account this channel length modulation term. This r_o is essentially the slope it is a $\frac{dI_{DS}}{dV_{ds}}$ when the MOSFET is in saturation ok, so that is the output impedance that we are going to add on to the MOSFET in this parallel fashion.

So, now when we say that there is a V_{ds} fluctuation there is going to be no current in this MOSFET, but there will be a current here. And this current is basically the channel length current of the non ideal MOSFET. So, the non ideal MOSFET is represented as a combination it is a parallel combination of an ideal MOSFET and a resistor in parallel and that resistor corresponds to the channel length modulation. So, now this is the physics, this is the connection to the device physics, because you all understand what channel length modulation is.

(Refer Slide Time: 02:24)

Common Source Amplifier: Small Signal Gain



What is the Signal Gain Now?

Use Kirchoff Current Law at the output node:

$$g_m v_{in} + v_{out} / r_0 = -v_{out} / R_L$$

$$\frac{v_{out}}{v_{in}} = -g_m (R_L \parallel r_0)$$

But, now let us see what impact it has on circuits. So, now let us redo the understanding of the gain ok. What is the small signal gain now, now we will consider non ideal MOSFET ok. So, you see this there is now a channel length modulation resistor. So, then we have a non ideal MOSFET. So, what is the gain? So, we solve Kirchoff's law here current law.

(Refer Slide Time: 02:50)

Common Source Amplifier: Small Signal Gain

What is the Signal Gain Now?

Use Kirchoff Current Law at the output node:

$$g_m v_{in} + v_{out} / r_o = -v_{out} / R_L$$

$$\frac{v_{out}}{v_{in}} = -g_m (R_L \parallel r_o)$$

Handwritten notes:

$$i_1 = i_2 + i_3$$

$$i_1 = \frac{0 - v_{out}}{R_L}$$

$$i_2 = 0$$

$$i_3 = \frac{v_{out}}{r_o}$$

Non ideal model

So, the current coming down this node is the current through this, and the current through this ok. So, let us call that i_1 , i_2 , i_3 . So, i_1 is nothing but $0 - V_{out}$ by R_L , i_2 is 0 , because this is an ideal MOSFET. In parallel to this ideal MOSFET is the channel length modulation parameter. And therefore i_3 is V_{out} by r_o . And these two together give you the non ideal MOSFET ok. So, therefore, we have i_1 is equal to i_2 plus i_3 and therefore, you have this equation which is I am sorry your.

(Refer Slide Time: 04:15)

Common Source Amplifier: Small Signal Gain

What is the Signal Gain Now?

Use Kirchoff Current Law at the output node:

$$g_m v_{in} + v_{out} / r_o = -v_{out} / R_L$$


$$\frac{v_{out}}{v_{in}} = -g_m (R_L \parallel r_o)$$

Handwritten note: channel

So, let us now consider using the non ideal MOSFET in your amplify it is a exact same circuit as we discussed before, but the only difference is we now have a non ideal MOSFET ok, which is essentially the combination of this ideal MOSFET and this channel length modulation resistor. Now, what impact does channel length modulation have on the voltage gain of your circuit ok. So, once again we will solve Kirchoff's law at this point.

(Refer Slide Time: 04:34)

Common Source Amplifier: Small Signal Gain



We will have we will call that current i_1 the current through the MOSFET is i_2 this is the ideal MOSFET, and this will be the channel length modulation parameter, which in combination with i_2 gives you the non ideality effect. So, now what is i_1 ? So, we need i_1 equal to i_2 plus i_3 . What is the i_1 , i_1 is 0 minus V_{out} by R_L . What is i_2 , i_2 is going to have there is going to be no impact of V_{out} on i_2 , because this MOSFET is now ideal ok.

And all the channel length effect has been take channel length modulation effect has been taken into account in r_o . So, this current due to V_{out} is going to be 0 , but there is a gate to source fluctuation, which is V_{in} . So, i_2 is going to be g_m times V_{in} . And i_3 , which is a channel length modulation effect is going to be V_{out} by r_o .

So, these two together represent the non ideal MOSFET, which is ideal MOSFET with no channel length modulation, and this is the channel length modulation effect. So, this will result in a gain being minus $g_m R_L$ parallel with r_o . So, earlier with no channel

length modulation if recollect the gain or simply minus $g_m R_L$, but now the channel length modulation resistance will appear in parallel with R_L ok. So, it reduces the gain a little channel length modulation reduces the gain a little.

(Refer Slide Time: 06:31)

Common Source Amplifier: Non Ideal MOSFET

$$Z_{out} = \frac{v_t}{i_t} = \frac{v_t}{(v_t/R_L) + (v_t/r_o)} = R_L \parallel r_o$$

Did you see the pattern?

Gain = (transconductance of the driver) × (output impedance)

$$i_t = \frac{v_t}{R_L} + \frac{v_t}{r_o} \Rightarrow Z_{out} = \frac{v_t}{i_t} = \frac{1}{\frac{1}{R_L} + \frac{1}{r_o}} = (R_L \parallel r_o)$$

So, now what is the output impedance of the non ideal MOSFET. So, we will do our same experiment, we will apply a test voltage, and we will measure the test current that is going in. And we will forget about any input voltages etcetera we will ground all those nodes. So, what is the current through this branch now through these two devices. This unit will not take any current, because the fluctuation in v_t does not matter, but there will be a current due to channel length modulation effect.

And therefore, this node will carry a current of v_t by r_o . And what about the current through that resistor it is going to be v_t by R_L . So, therefore, the total current is going to be v_t by R_L plus v_t by r_o , which is basically saying that my Z output is v_t by i_t is 1 by 1 by R_L plus 1 by r_o , which is R_L parallel with r_o so that is the output impedance. So, again you can see the pattern here. You can see the output impedance into the effective trans conductance is the gain ok, but that is how you calculate the output impedance. So, you are now familiar with using small signal analysis to calculate different circuit aspects.

(Refer Slide Time: 08:07)

Common Source Amplifier: Increasing Gain

Gain (low frequency gain):

$$\frac{v_{out}}{v_{in}} = -g_m (R_L \parallel r_0)$$

How do I increase gain?
Let's say the MOSFET is given
We have to increase R_L

Can we increase R_L without limit? Can we use an open circuit as the load?

If not - Why not?

Would the MOSFET be in saturation? What would happen to r_0 ?

How much room would the output node have to be biased correctly?

Handwritten notes:
 $g_m = \mu C_{ox} \frac{W}{L} (V_{gs} - V_t)$
 $E_{ox} = \epsilon_0 \epsilon_r E$
 $N_A \cdot V_m$

So, now let us look at the next question. So, we know what the gain of the circuit is. So, how do I increase gain ok. I want to make the gain higher, how do I increase gain ok. The first since this is going to be the gain, how do we increase, the first could be try and get rid of channel length modulation, but that is not really a very practical solution right. You cannot get rid of channel length modulation. So, r_0 is not going to change that is there to stay. What about changing g_m , now that is possible, because what is g_m , we said that g_m is $\mu C_{ox} \frac{W}{L} (V_{gs} - V_t)$.

So, how do I change g_m , I can increase the mobility, but not that is not very practical, because mobility is defined by a semiconductor, and it is the foundry that decides the kind and the quality of semiconductor they use. Can I increase C_{ox} , it is possible, if you ask the foundry to use a higher epsilon ox and a lower t_{ox} ok, but that is again in the hands of the foundry or the person who makes the devices for you.

Can we increase the aspect ratio, most definitely, because that is an under your control. You do the layout, you do the design, you can decide the channel width in the channel length as long as they fall under the design rules of the foundry. And therefore this is something you could definitely use to improve g_m ok. What about the gate to source voltage, yes we can increase that, but only to a certain limit right. We cannot make it greater than the maximum supply voltage used for the technology.

And what about V_T , V_T cannot we cannot play around with V_T too much, because it is the foundry that decides the dopant concentration the flat band voltage etcetera, etcetera. So, this is not something that we can clear round with. So, these are not things that we can play around with, but the aspect ratio, and v_{gs} is definitely something we can adjust.

So, let us say we have done our best, and picked the best possible g_m . We have played around with this. We cannot do anything with the channel length modulation. What about the load resistor, can we increase the load resistor, technically yes you can increase the load resistance to give you high gain, but there is a certain limit right. You cannot make the load impedance very very large.

Say for example, let us say I keep I say I am going to continue to I am going to continue increasing the load resistance, and I am simply going to have an open circuit that. So, this is going to be my amplifier circuit. So, I have my V_{in} in here, I have my V_{out} there does it mean there I am going to have very high gain.

(Refer Slide Time: 11:16)

Common Source Amplifier: Increasing Gain

Gain (low frequency gain):

$$\frac{v_{out}}{v_{in}} = -g_m (R_L \parallel r_o)$$

How do I increase gain?
 Lets say the MOSFET is given
 We have to increase R_L

Can we increase R_L without limit? Can we use an open circuit as the load?
 If not - Why not?
 Would the MOSFET be in saturation? What would happen to r_o ?
 How much room would the output node have to be biased correctly?

Handwritten notes in red:
 $g_m = \mu C_{ox} \frac{W}{L} (V_{gs} - V_T)$
 $E_{ox} \propto \frac{1}{L}$
 $N_A \cdot V_m$

Can I use this equation, and say that R_L is infinite, therefore infinite and to the let us say r_o or r_o limits everything infinite, and parallel with r_o is basically, r_o and therefore my g_m is very very large. Can we say that? The answer is no, because clearly you can see that the V_{out} here is not going to remain V_{out} it is going to go down all the way till 0.

(Refer Slide Time: 11:36)

Common Source Amplifier: Increasing Gain

Gain (low frequency gain):

$$\frac{v_{out}}{v_{in}} = -g_m(R_L \parallel r_0)$$

How do I increase gain?
 Lets say the MOSFET is given
 We have to increase RL

Can we increase RL without limit? Can we use an open circuit as the load?

If not - Why not?

Would the MOSFET be in saturation? What would happen to r_0 ?

How much room would the output node have to be biased correctly?

R is going to become very very small. And there is going to be no current in the circuit ok. So, there are it does not seem like a solution that that is going to be readily that is going to solve your problem.

(Refer Slide Time: 11:53)

Common Source Amplifier: Increasing Gain

Gain (low frequency gain):

$$\frac{v_{out}}{v_{in}} = -g_m(R_L \parallel r_0)$$

How do I increase gain?
 Lets say the MOSFET is given
 We have to increase RL

Can we increase RL without limit? Can we use an open circuit as the load?

If not - Why not?

Would the MOSFET be in saturation? What would happen to r_0 ?

How much room would the output node have to be biased correctly?

So, what is the what is the catch here, so what is it that you observed, so, as you increase R R L you will find that the D c value of the output node starts dropping ok, because if I want to set a constant current let us say the current is kept constant. And we start increasing R L ok.

The voltage drop here becomes IRL. If the voltage drop starts increasing, and therefore V out the Dc voltage the V out starts dropping. And if it drops too much, if you keep increasing R L, and if the voltage drops too much, then this transistor will move out of saturation, and it will enter linear region of operation it will sort operating in a linear mode.

(Refer Slide Time: 12:48)

Common Source Amplifier: Increasing Gain

Gain (low frequency gain):

$$\frac{V_{out}}{V_{in}} = -g_m(R_L \parallel r_o)$$

How do I increase gain?
 Lets say the MOSFET is given
 We have to increase RL

Can we increase RL without limit? Can we use an open circuit as the load?
 If not - Why not?
 Would the MOSFET be in saturation? What would happen to r_o ?
 How much room would the output node have to be biased correctly?

And what is the problem in linear operation, the problem in linear operation, when you use it as an amplifier circuit is that any fluctuation in V out will now start pushing a lot of current through this device, because, now this device has got the resistance of r o linear ok, which is very very small. It is much smaller than r o. And because if you if you recollect your output characteristics of the MOSFET, this is the linear resistance that is r o as you have shown it here, because that is r o, and saturation, and this is the r o and linear. And this these two are pairing in parallel will simply be dominated by r o linear. And the effort of all your large R L in order to achieve this will essentially be limited, because this parallel combination is also going to be there may be a linear.

So, in you cannot increase R L forever so that is the message of the story plus there are many other factor such as your swing of your output goes down etcetera, but nevertheless you cannot increase R L forever. You can you can increase it a little, but not forever, but there is a limit to it. This you cannot do anything and this you can definitely

increase, but and it you can increase it by improving your aspect ratio, but now let us say I am not happy with the situation.

(Refer Slide Time: 14:11)

Common Source Amplifier: n-MOSFET load

Common Source Amplifier with n-MOSFET load and n-MOSFET driver.

Lets do a DC analysis first.

Both MOSFETs are in saturation.

How does the output DC voltage vary with the input DC voltage?

$$\frac{\beta_1}{2}(V_{g1} - V_o - V_{T1})^2 = \frac{\beta_2}{2}(V_{g2} - V_{T2})^2$$

$$V_o = V_{g1} - \left(\frac{\beta_2}{\beta_1}\right)^{1/2} V_{g2} - \left(\left(\frac{\beta_2}{\beta_1}\right)^{1/2} - 1\right) V_{T0}$$

If $\beta_1 = \beta_2$? You can subtract!

$$V_o = V_{g1} - V_{T0}$$

And I want to definitely improve R L what options do I have. So, in our attempt to try increase R L let us try to have a circuit which has 2 n-MOSFETs ok. We have an n-MOSFET driver, which is biased and saturation and an n-MOSFET load which is biased in saturation. And in order to make sure that these two are biased and saturation, you can do a Dc analysis, which I will leave as a homework problem wherein you just equate the currents in these two devices.

So, you see that this is the current in one saturation device. And this is the current in the other saturated MOSFET and by equating these two currents we know we get obtain a relation for V out and all you have to do is ensure that V out is greater than v g 2 minus V T, and that V D D is greater than and equal to V g 1 minus V out minus V T for both these MOSFETs to be in saturation.

So, we have a situation, where the DC conditions are set such that the driver MOSFET is in saturation, the load MOSFET is in saturation, and both are NMOS devices, both of them are NMOS devices. And since this is the driver we are going to replace v g 2 with a small signal input from the sensor. And v g 1 is a DC voltage which is used to just bias keep things under right bias conditions. So, there is no AC signal there ok.

And therefore, this will end up being coming AC ground when we do the AC analysis. So, let us take this case and why I have we chosen an NMOS device, the hope is that the NMOS device can be engineered through aspect ratio, through applying v_{gs} in a suitable manner etcetera.

To make sure that V_{out} is always kept finite. And it is always kept keeping you know MOSFET the driver MOSFET in saturation unlike the case of using a resistor, so that is the hope. And we hope that this is going to give us large gain, because now we can use many more parameters to tune the resistance or the MOSFET, but let us see whether that works out.

(Refer Slide Time: 16:28)

Common Source Amplifier: n-MOSFET load

Common Source Amplifier with n-MOSFET load and n-MOSFET driver: ac Analysis

Gain?

Solve Kirchoff Law at the Output node.

What are the four currents? i_1, i_2, i_3, i_4 ? Pay attention to i_3 !!

Clue - $i_{ds} = g_m v_{gs} = g_m (v_g - v_s)$

Solving for low frequency Gain

$$i_4 + i_3 = i_1 + i_2$$

$$-v_{out}/r_{l0} - g_m v_{out} = g_m v_{in} + v_{out}/r_{d0}$$

$$\frac{v_{out}}{v_{in}} = -g_m (r_{l0} \parallel r_{d0} \parallel 1/g_m)$$

Any guess on what the output impedance is?

So, the small signal analysis is like this. So, you have that was the load MOSFET that is the load NMOS transistor, which is sitting in saturation. This is the channel length modulation resistor of that load. And this is like an ideal NMOS transistor, and in combination they give you the non ideality effect. And the gate is grounded, because this was a DC bias signal that we had applied, so that is grounded it is ac ground.

(Refer Slide Time: 17:00)

Common Source Amplifier: n-MOSFET load

Common Source Amplifier with n-MOSFET load and n-MOSFET driver: ac Analysis

Gain?

Solve Kirchoff Law at the Output node.

What are the four currents? i1, i2, i3, i4?
Pay attention to i3!!
Clue - $i_{d1} = g_m V_{gs} = g_m (V_g - V_s)$

Solving for low frequency Gain

$$i_4 + i_3 = i_1 + i_2$$

$$-V_{out}/r_{D0} - g_m V_{out} = g_m V_{in} + V_{out}/r_{D0}$$

$$\frac{V_{out}}{V_{in}} = -g_m (r_{D0} \parallel r_{D0} \parallel 1/g_m)$$

Any guess on what the output impedance is?


And now we have a small signal v_{in} into the driver of the circuit the driver MOSFET, which is also an NMOS, which is in saturation; so, now, again writing Kirchhoff's law here. What are the currents in these four nodes ok, so the current through this transistor here. This current is not influenced by V_{out} , because this is representing the ideal mos.

And therefore, this current is simply g_m of the driver into v_{in} that is this. What is the current here, the current here is V_{out} by r_{D0} ok, so that current is V_{out} divided by r_{D0} . What is the current through this channel length modulation parameter, so that current is V_{out} by r_{l0} . And this current here is there a current here firstly so this current here is not going to be present, because of a v_{ds} difference, because this is in saturation, but let us look at the v_{gs} , if there is a v_{gs} fluctuation, there will be a current of g_m into v_{gs} .

And what is v_{gs} it is a v_g minus v_s the v_g is grounded, but what about the v_s the v_s is basically v_{out} . So, therefore, there is a current and that current is g_m into v_{out} . And this is the key to this forms the bottleneck of using the circuit in order to address gain. So, let us use Kirchhoff's law. So, the total current through this branch here is this. And the total current through that node there is that and by equating these two you end up with a gain that looks like this.

(Refer Slide Time: 18:59)

Common Source Amplifier



$$\frac{v_{out}}{v_{in}} = -g_{m1}(r_{D0} \parallel r_{d0} \parallel 1/g_{m2})$$

DRIVES

$$\frac{1}{g_{m2}} = \frac{1}{\mu C_{ox} \frac{W}{L} V_{GS} - V_T}$$

~ $r_{o,lin}$

We want to increase gain further.

What is keeping it down? How do we solve this problem?

High $r_{D0} \parallel r_{d0}$ High $g_{m2} \downarrow$

Small

So, the gain has got g_{m1} which is the driver multiplied by a parallel combination of these three resistors. You have r_{D0} , which is high, because it is the output impedance. It is the output impedance of the MOSFET in saturation is very large in parallel with r_{d0} , which is also the output impedance of the driver MOSFET in saturation it is large, but the parallel combination with $1/g_{m2}$ is going to reduce this entire term.

It is going to make this entire term small, because $1/g_{m2}$ is a very small number, why is that $1/g_{m2}$ is nothing but $1/\mu C_{ox} \frac{W}{L} (V_{GS} - V_T)$. And this if you think of it is numerically, it has got the same numerical value as the output resistance the MOSFET in linear mode. When we looked at the analysis of a switch, and we already know that this is going to be designed to keep it very low.

(Refer Slide Time: 20:15)

Common Source Amplifier


$$\frac{v_{out}}{v_{in}} = -g_{m1}(r_{D1} \parallel r_{D2} \parallel \frac{1}{g_{m2}})$$

We want to increase gain further

What is keeping it down? How do we solve this problem?

So, $1/g_{m2}$ is very small, this is a small term. And therefore this entire parallel combination is going to become small, and therefore the gain is going to become small. If this is only if this g_{m2} term are not present, the gain would be very large. And what is that g_{m2} due to, it is due to the gate to source voltage of this MOSFET of this load fluctuating, because it was an n-MOSFET.


(Refer Slide Time: 20:49)



So, how do I get my high gain it looks like adding another n-MOSFET does not work. So, the answer to high gain is to find a device that will give us a current source, so that


no matter what the fluctuation across this device, the current is always a constant, and which means the small signal output impedance is close to infinite so that is the device we want.

(Refer Slide Time: 21:13)



It will give you a finite voltage drop finite voltage drop, but infinite output impedance, so that is the magical device where looking for.

(Refer Slide Time: 21:26)




So, from our knowledge of device physics is there a device of that kind, the answer is yes. And the device is a complementary NMOS device. So, you have an you use an

NMOS driver, which is biased and saturation. And we use a PMOS load, which is also biased and saturation ok. And this structure is supposed to be an amplifier that has got very high gain, why is that in the previous case in the case of an NMOS, if we when we looked at the NMOS load, we found that the gain was being killed, because of the $1/g_m$ term that is the g_m term of the n-MOSFET.


The n-MOSFET was permitting a current through this path in response to the fluctuation in V_{out} . So, we want a device that irrespective of the fluctuation V_{out} the current will the will have no fluctuation or no response, and current through it we want such a device. And we are saying that the PMOS is such a device why is that what is the gate to source voltage of the PMOS, the gate to source voltage of the P MOS is this, the gate to source voltage to the NMOS is this. So, it is only if either this or that nodes fluctuate, well an ideal P MOS have any current through it. So, a fluctuation in V_{out} will not cause a current through the P MOS device ok.

(Refer Slide Time: 23:09)



So, in an case of an NMOS device, if either this node or this node where to fluctuate, you will have a current through the device, but in the case of PMOS device it is only when these two nodes fluctuate that you will have a current through it. And therefore, fluctuation in the output node will not cause a current.

(Refer Slide Time: 23:30)



And therefore, it is going to be a device that is going to give you the resistors resistance that you desire. So, once again now, let us analyze a final circuit, which is the amplifier with P MOS load. So, we have a PMOS load and an NMOS driver. It could be the other way around as well.

So, it is basically CMOS technology or complementary MOS technology ok, which is basically the cornerstone of all our digital analog circuits now. So, if we look at this, we have the currents through both the devices being equal. And therefore firstly you will identify that there is no definition for the output voltage. And therefore it becomes quite difficult to bias the circuit, but that being put aside.

(Refer Slide Time: 24:24)

Common Source Amplifier: PMOS Load

AC Analysis

$$-\frac{v_{out}}{r_{l0}} = g_{md} v_{in} + \frac{v_{out}}{r_{d0}}$$

$$A = -g_{md} (r_{d0} \parallel r_{l0}) \rightarrow \infty$$

$$Z_{out} = r_{d0} \parallel r_{l0}$$

This output impedance is high, and yet the dc voltage drop across the PMOS is moderate. We have good gain.

Have we lost anything? Is the output impedance similar to what an ideal voltage amplifier should have?

Handwritten notes:

$-g_{md} (r_{d0} \parallel r_{l0})$
 Saturation mode
 out put
 resist
 channel leng
 mod.

Let us take let us take let us consider the small signal analysis of your new amplifier, which has got a P MOS load and a NMOS driver. So, the P MOS load has got a bias voltage a dc bias voltage no ac fluctuation there, so we just ground it. So, you do not worry about that the power supply is grounded the ground is ground. This is v in that is v out, that is the channel length modulation of the P MOS that the channel length modulation of the NMOS.

And now we see the primary difference, the current through this is the same. It is g m d Vin, the current through this is V out by r d o, the current through this is V out minus V out by r l o, and the current through this is now 0, because neither is this node fluctuating, nor is that node fluctuating. So, the current is now so 0, and that is the fundamental difference between having an NMOS and a PMOS.

And therefore, using Kirchoff's law this current here is equal to gm, this current in this node that is g m d into Vin plus v d v out by r d o. And it turns out the gain is this it is minus g m d into r d o parallel r l o. This is very high and that is also very high, because these are the saturation mode output resistances of the MOSFET. And this is existing only, because of channel length modulation So, if you say that there is no channel length modulation, then this becomes infinite and that becomes infinite, and the gain is theoretically infinite.

(Refer Slide Time: 26:34)

Common Source Amplifier: PMOS Load

AC Analysis

$$-\frac{v_{out}}{r_{l0}} = g_{md}v_{in} + \frac{v_{out}}{r_{d0}}$$

$$A = -g_{md}(r_{d0} \parallel r_{l0})$$

$$Z_{out} = r_{d0} \parallel r_{l0}$$

This output impedance is high, and yet the dc voltage drop across the PMOS is moderate. We have good gain.

Have we lost anything? Is the output impedance similar to what an ideal voltage amplifier should have?

-g_{md} (r_{d0} || r_{l0})
saturation mode
output
resist
channel leng
mod.

So, CMOS technology can give you very high gain ok, so that is why it is desirable to have CMOS technology. It can give you high gain ok, but does it follow the property of low output impedance the answer is no. The high gain comes with the cost of high output impedance. And therefore, you need to have this circuit give you high gain, and you need to have another circuit to give you low output impedance, which is not going to be covered in these set of lectures.

But if you are interested, then you can look up any book and analog circuits, and you can look up common drain amplifiers, and you know other amplifier topology such as common gate etcetera, etcetera. So, this gives you a brief understanding of amplifier design ok. And to summarize everything you have learned and connect everything to the device physics.

(Refer Slide Time: 27:33)

Common Source Amplifier: PMOS Load

AC Analysis

$$-\frac{v_{out}}{r_{o1}} = g_{m2}v_{in} + \frac{v_{out}}{r_{o2}}$$

$$A = -g_{m2}(r_{o2} \parallel r_{o1})$$

$$Z_{out} = r_{o2} \parallel r_{o1}$$

This output impedance is high, and yet the dc voltage drop across the PMOS is moderate. We have good gain.


Have we lost anything? Is the output impedance similar to what an ideal voltage amplifier should have?

Handwritten notes:
 - Im Important $g_m \uparrow A \uparrow$
 r_o , channel length (change) CMOS
 $A = g_m \cdot Z_{out}$
 $-g_{m2}(r_{o2} \parallel r_{o1})$
 saturation mode
 out put
 r_{o2} resistor
 channel length mod.

What is the key message? You all know what g_m is and how g_m is connected, so g_m is important. High g_m generally implies high gain. The next message is the channel length modulation r_o in due to channel length modulation brings down gain a little ok. So, channel and modulation resistance is still large it is large, but it brings down it contributes to lowering the gain a little small.

And CMOS technology can give you very high gain. And the gain for most voltage amplifiers is a combination of the effective trans conductance of the driver, and the effective output impedance of the circuit ok. So, this is the take home message from everything that you have learned. So, CMOS the combination of PMOS and NMOS transistors is a very powerful tool.

(Refer Slide Time: 28:37)



So, here is the summary of you know using the CMOS technology in an inverter configuration. So, if you are all familiar digital circuits, you will find that this is a circuit, which is called as an inverter. And from the point of view of analog amplifiers what we are doing here is we are using the NMOS as a driver, and the PMOS as a load and, also the PMOS as a driver, and the NMOS as a load. So, it is a very powerful very strong amplifier. And you will find that the output and input characteristics look like this. And you can see a region of very high gain. Any small fluctuation in the input will lead to a very large fluctuation in the output.