

Integrated Circuits, MOSFETs, OP-Amps and their Applications
Prof. Hardik J Pandya
Department of Electronic Systems Engineering
Indian Institute of Science, Bangalore

Lecture - 14
MOSFETs Characteristics and Applications (Current Mirrors)

So, we have seen in the last lecture actually, that was last module right of the same lecture, that how can we derive the relation between depletion type MOSFET in terms of drain characteristics transfer characteristics, and we have seen an examples also right?.

So, in this particular lecture a part of the same lecture in this particular module, let us see, how we can derive the MOSFET current voltage characteristics? And then let us see, how we can use this MOSFET as a very important application which is your current mirror? All right current mirror we will see it is interesting application.

So, if you see the screen what you see here is.

(Refer Slide Time: 01:00)

*** Derivation of MOSFETs Current-Voltage Characteristics**

Characteristics: $I_D = C_{ox} \cdot V_{GS} \cdot V_{DS}$

$I_D = C_{ox} \cdot V_{GS} \cdot V_{DS}$

$Q = C \cdot V = C_{ox} \cdot W \cdot L \cdot (V_{GS} - V_T) \cdot V_{DS}$

$I_D = \frac{Q}{t} = \frac{q \cdot n}{t} \cdot W \cdot L \cdot (V_{GS} - V_T) \cdot V_{DS}$

$I_D = \frac{1}{2} \cdot C_{ox} \cdot \left(\frac{W}{L}\right) \cdot \mu_n \cdot (V_{GS} - V_T)^2 \cdot V_{DS}$

For $V_{DS} \geq 1$

Substitution: $V_{DS} = V_{GS}/2$

$I_D = \frac{1}{2} \cdot C_{ox} \cdot \left(\frac{W}{L}\right) \cdot \mu_n \cdot (V_{GS} - V_T)^2 \cdot \left(\frac{V_{GS}}{2}\right)$

We have a MOSFET here, now you can see here this is nothing but N channel. So, we have P type substrate, we have P type substrate now there is no channel formation initially, but when my VGS is greater than V T, then there will be formation of channel right.

So, if I apply voltage in this manner; that means, my gate is positive compared to source, my drain is positive compared to source, right? Then what will happen? That means, why electrons will come in this particular region, and the channel formation will happen when VGS is greater than VT, the channel will form; that means, in this particular case how it looks like? It looks like I have a gate which is connected to a metal, then there is an oxide layer, and then there is another metal why because this is made up of this is your channel, made up of electrons right this one..

So, it looks like there are 2 conducting plates, conducting plate 1 conducting plate 2, separated by an insulating layer SiO2. So, what does this remind us of? This reminds us that this looks similar to a capacitor right, capacitor is what? 2 conducting plates separated by dielectric material or air, right this why how we define the capacitor..

So, here we can see that there is a formation of capacitor, when you apply a positive gate voltage, and the due to which the electrons from the substrate get attracted towards the gate and forms the channel, this channel forms 1 plate, the metal through which the conducts is taken is from another plate, while there is an insulator between the 2 conducting plates. So, this is nothing but your capacitor..

Now, if I have the capacitor, then I also know my capacitance is nothing but C equals to k A epsilon naught upon d right.

(Refer Slide Time: 03:15)

*** Derivation of MOSFETs Current-Voltage Characteristics:**

Characteristics: V_{GS} , V_{DS} , $V_{GS} > V_T$

$C = k \frac{A}{d} \epsilon_0$

$C = \epsilon \frac{A}{d}$

$i = \frac{dq}{dt} \approx \frac{\Delta Q}{\Delta t}$ (Rate of change of charge)

$Q = C \cdot V = C_{ox} \cdot \frac{W \cdot L}{L_{ox}} \cdot (V_{GS} - V_T)$

$\Rightarrow Q = \frac{C_{ox}}{L_{ox}} \cdot W \cdot L \cdot (V_{GS} - V_T)$ for V_{DS} extremely small

$i = \frac{Q}{t} = \frac{L}{\mu_n \cdot E} = \frac{L}{\mu_n \cdot \frac{V_{GS} - V_T}{L}} = \frac{L^2}{\mu_n \cdot V_{GS} - V_T}$

E is proportional to the voltage across the distance...

$I_D = \mu_n \cdot \frac{C_{ox}}{L_{ox}} \cdot \frac{W}{L} \cdot (V_{GS} - V_T) \cdot V_{DS}$

$I_D = \text{Conductance} \cdot V_{GS}$

For $V_{DS} \uparrow$

$Q = C \cdot V = C_{ox} \cdot \frac{W \cdot L}{L_{ox}} \cdot (V_{GS} - V_T - \frac{1}{2} V_{DS})$

$i = L^2 / \mu_n \cdot V_{DS}$


$\Rightarrow I_D = \mu_n \cdot \frac{C_{ox}}{L_{ox}} \cdot \frac{W}{L} \cdot (V_{GS} - V_T - \frac{1}{2} V_{DS}) \cdot V_{DS}$

Substitution: $V_{GS} = V_{GS} - V_T$

$I_D = \mu_n \cdot \frac{C_{ox}}{L_{ox}} \cdot \frac{W}{L} \cdot [V_{GS} - V_T - \frac{1}{2} V_{DS}] \cdot V_{DS}$

There is a formula that is fine that we all know..

(Refer Slide Time: 03:31)



So, what, but we also know that current, what is current? Current is nothing but dq by dt, rate of change of charge divided by time right, current is rate of change of charge divided by time.

Now, what is charge, charge is nothing but C into V right, now we know this is nothing but epsilon naught the this is formula for C, epsilon naught W L t, V is VGS minus V T, why VGS minus V T? Because VGS is greater than V T, then only formation of channel will occur, that is why we are writing VGS minus V T right, that is our minimum voltage or the voltage, that is responsible for forming the channels for forming the channel between source and drain right.

So, again what we see, I equals to dq by dt or is delta Q by delta t, is nothing but rate of change of charge divided by time, now Q is nothing but C into V. So, C is nothing but capacitance. So, epsilon into W L by t right, epsilon naught A by d right; so, A by d is nothing but if you we can write width to length by t oxide, right into VGS minus V T.

So, let us consider this particular equation, Q equals to this value, for VDS extremely small, you see here VDS is extremely small all right VDS is extremely small, this is the condition guys, now what is my t? T is nothing but L by V right, what is v? V is mu into

E, what is μ into E? μ is free electrons, and E is proportional to the voltage, and thus distance right E is proportional to the voltage and thus distance right.

So, time is nothing but length divided by velocity is nothing but μ into electric field, and this is nothing but free electrons, which is μN ; E is proportional to the voltage distance voltage and thus distance. So, if I substitute this value then my t would be L square upon L square, divided by μN into VDS, this is my t value right. So, what I find is? My t equals to L square divided by μN into VDS, L square divided by μN into VDS right.

(Refer Slide Time: 06:13)

*** Derivation of MOSFETs Current-Voltage Characteristics:**

Characteristics:

$j = \frac{dQ}{dt} \approx \frac{\Delta Q}{\Delta t}$ (Rate of change of charge)

$Q = C \cdot V = C_{ox} \cdot W \cdot L \cdot (V_{GS} - V_T)$

$\Rightarrow Q = \frac{C_{ox}}{t_{ox}} \cdot W \cdot L \cdot (V_{GS} - V_T)$ for V_{GS} extremely small

$k = \frac{L}{V} = \frac{L}{\mu_n \cdot E} = \frac{L}{\mu_n \cdot \frac{V_{GS}}{L}} = \frac{L^2}{\mu_n \cdot V_{GS}}$

$I_D = \mu_n \cdot \frac{C_{ox}}{t_{ox}} \cdot \frac{W}{L} \cdot (V_{GS} - V_T) \cdot V_{DS}$ (Small $V_{DS} < V_{GS} - V_T$)

$I_D = \text{Conductance} \cdot V_{DS}$

For $V_{DS} \uparrow$

$Q = C \cdot V = C_{ox} \cdot W \cdot L \cdot (V_{GS} - V_T - \frac{1}{2} V_{DS})$

$k = \frac{L^2}{\mu_n \cdot V_{DS}}$

$\Rightarrow I_D = \mu_n \cdot \frac{C_{ox}}{t_{ox}} \cdot \frac{W}{L} \cdot (V_{GS} - V_T - \frac{1}{2} V_{DS})^2$

Substitution: $V_{GS} = V_{GS} - V_T$

$I_D = \mu_n \cdot \frac{C_{ox}}{t_{ox}} \cdot \frac{W}{L} \cdot [V_{GS} - V_T - \frac{1}{2} (V_{GS} - V_T)]^2$

Now, if I substitute this value then what will I have? I will have I_D equals to μN right, epsilon naught x divided by t_{ox} , into W by L into $V_{GS} - V_T$ into V_{DS} , this equation right, I will get this equation, because now I know, what is the value of t? Right

So, if I substitute this value, then I will this particular equation, that is my I_D right, because I know t I know Q. So, I can find I_D , and I from I_D ; I know what is the relation between my drain current, and my voltage across drain and source right.


Now, if my V_{DS} is high, in this case Q equals to C V we know, we know $\mu \times W$ by $L t_{ox}$, this is $V_{GS} - V_T$, you see this equation remain same, but instead of V_{DS} , we have minus half V_{DS} because for higher V higher V_{DS} , we have to consider the point

somewhere in middle of the channel which is nothing but, half times your voltage to voltage applied across source and drain half times voltage across the source and drain.

So, if I substitute this value now; so, I now have Q equals to this particular equation right, which is my equation let us say x right or equation star. So, t equals to I know this formula here L square by mu N VDS. So, if I substitute this value, what will happen ID equals to mu N this one, into W by L VGS minus V T minus half VDS, minus half VDS into VDS into VDS right.

So, what does this looks like, this looks where I nothing but, half VDS into VDS looks like a inverse parabola inverse parabola. So, if I substitute this value of VDS equals to VGS minus V T, what will I have? I have substitute VDS minus; VGS minus V T, here VGS minus V T here. So, I will substitute ID equals to mu N right, into this particular formula by W by L right, epsilon naught x upon t o x whereas, see this particular formula is epsilon x upon t o x, this one guys mu n, epsilon x, W by L, VGS minus V T, half instead of VDS, I will have right VGS minus V T. So, VGS minus V T into VGS minus V T.

(Refer Slide Time: 09:44)



When I do this what I get is, I get the formula ID s equals to half times mu N into epsilon x upon t o x, this ox is because of oxide ox is because of oxide into W by L VGS minus V T whole square; that means, current is independent of VDS, you can see here in my

this region id's current is independent of V_{DS} , but depends only on V_{GS} , easy very easy right extremely easy.


So, if I now consider, let us see what is channel length modulation? So, I have the channel initially right, you can see here initially there is a channel like this, now if I keep on increasing V_{DS} I told you right, if I keep on increasing V_{DS} , then slowly even if I keep on increasing I changing the V_{GS} slowly, the channel will start shrinking, towards the drain side.

So, if initial length is L , length between source and drain is L , then with amount of channel which has been shrunk is ΔL right, then what will I have V_{DS} saturation is V_{GS} minus V_T , where is I equal to V_{DS} minus V_{D} saturation, correct V_{DS} minus V_{D} saturation.

So, let us see here in this case if I have if I just mainly this particular portion, what will I see? I see there is a saturation, electric field x equals to 0 x equals to ΔL this is my drain, my voltage across drain will be V_{DS} is extremely high than V_{DS} saturation, V_{GS} is greater than V_T , in this case the inverse charge will happen, and my I_D formula would be nothing but I_D dash equals to length minus original length minus change in the length is modulation right, which is my change in the channel modulation into my drain current I_D .

So, in this particular case when we have to consider the channel length modulation, we have to consider the change in the channel into the current I_D . So, this is the expanded view of cross section near the drain terminal, which is the this particular expanded we have this particular terminal like this, this is what it is here right in channel length modulation channel length modulation.

(Refer Slide Time: 12:31)




So, if I further substitute the value what will I have, I_D that is equals to k_n by 2, why k_n by 2? Because I already have formula sorry. So, I_D that is equals to nothing but k_n by 2, W by L V_{GS} minus V_T into 1 plus λV_{DS} , this is my formula when I consider the channel length modulation parameter, when I consider the channel length modulation parameter, then I have to and then I get this particular formula for the current for the drain current.

Now, if I want to see what is r_o right that is this resistance associated with my λ right, which is my channel length modulation parameter, then it is given by inverse of $\frac{\partial I_D}{\partial V_{DS}}$ right, equals to nothing but k_n by 2 same thing, right V_{GS} minus V_T into λ whole inverse or 1 by this particular formula.

Now, since λ for small λ I have nothing but, r_o will be 1 by λI_D . So, most of the time we consider the λ is small, and that is why we can get the we can directly use the formula r_o equals to 1 upon λI_D , all right it is very easy, you can see that now here because of the channel length modulation parameters, we have the new value of I_D dash right, which is this and now the r_o which is resistance associated with λ is given by this equation, where for small λ we can write down r_o equals to 1 by λI_D .

So, if I am given a question; if I am given a problem right, that is more important you can solve a problem if you know this. So, you see this particular slide which is this one.

(Refer Slide Time: 14:41)



So, for ID equals to this value this equation, if 1 plus lambda VDS this particular value is 0, then VDS that is VDS equals to if this is 0; that means, that VDS equals to minus 1 by lambda right, if this is the case plot the point of intersection on ID versus VDS plot, marks the triode and saturation region also write the equation of slope.

So, what is the question if I am given this equation, and I am also given 1 plus lambda VDS equals to 0, and if I am asked to plot the point of intersection on ID versus VDS; that means, I am ask that you have ID you have VDS, why do not you point plot a point in for this given condition? Also tell us where is saturation region where is triode region. So, it is very easy right.

See my VDS equals to minus 1 by lambda, minus 1 by lambda will be nothing but in the in this region right, now what we have to do we have we have current right we have VDS. So, when I increase VDS I will have this kind of slopes is it, this kind of plot, when I have this my plot I just connect like this. So, this is my point of intersection, I can say minus V A equals to minus 1 by lambda right, my point of intersection.

Now, this region this region. So, I plot like this anything which is here is my triode, this is my saturation region, this is my triode region, right and my effective r o or output resistance is 1 by lambda ID, or I can also write equals to V A by ID, because V A lambda are related like this right.

So, if I substitute value of lambda, I can get r o equals to V A by ID, easy very easy right extremely easy, if you have any doubt ask me you can ask me through the forum, you can ask me I will help you out if you have any doubts. Otherwise the equation is so, easy that anyone can solve it the problem is so, easy that anyone can solve it right once you know the basics of your MOSFET right.

(Refer Slide Time: 17:42)

*** Current Mirror:**
 → It produces the image of the current.
 i.e. It produces an image (or current) of a reference current.

Reference current: Highly stable current source
 → The current can be scaled up or down using current mirror circuit.

*** Simple current mirror:** ① ② ③
 i.e. I_{ref} or $i_c < I_{ref}$ or $i_c > I_{ref}$

Diagram: A simple current mirror circuit with two NMOS transistors, M_1 and M_2 , connected to a common source node. The gates are tied together and to a bias voltage V_{GS} . The drain of M_1 is connected to its gate, and the drain of M_2 is the output node.

Equations:
 $I_{ref} = \frac{1}{2} \left(\frac{W}{L} \right) C_{ox} V_{GS}^2 (1 + \lambda V_{DS})$
 $I_o = \frac{1}{2} \left(\frac{W}{L} \right) C_{ox} V_{GS}^2 (1 + \lambda V_{DS})$
 For $\lambda \neq 0$
 $\frac{I_o}{I_{ref}} = \frac{C_{ox} V_{GS}^2 (1 + \lambda V_{DS})}{C_{ox} V_{GS}^2 (1 + \lambda V_{DS})}$

Notes:
 Generally, λ for both transistors are same
 $I_o = \frac{W_2}{W_1} I_{ref}$
 i.e. by changing the W/L we can obtain different I_o from I_{ref} .
 For the smaller size of devices the channel effect will be pronounced i.e. $\lambda \neq 0$
 i.e. changing V_{GS} & V_{DS} will not guarantee accurate replication of I_{ref} in I_o .
 So, either $\lambda = 0$ or $V_{GS} = V_{DS}$
 → Error due to finite λ :
 If $V_{GS} = V_{DS}$, increases for a fixed λ error increases.
 If $V_{GS} = V_{DS}$ is fixed, but λ increases the error increases.

So, let us see a very important application of the MOSFET. So, that is the current mirror, now if you can come back to me, I can show you something yes. So, let us say you have a mirror right, in mirror when I place some mirror in front of my face, what can I see? I can see the image right if I put the mirror in front of my face I see my face right; that means, the image is replicated on the mirror, I can see the image of my face when I am looking at the mirror right.

Now, if you have gone through this phone walls, right they have different kind of mirrors where our body looks like fat, long, short, thin isn't it so; that means, that mirror cannot only show you your actual image, but it also shows you amplified version of your image, or a shrunked version of your image correct; that means, their mirror has a capacity to show you different images of course, of you only right..

So, it is not a movie hurry potter where you see in the in the mirror, whatever you are afraid of and you can see in the mirror right it is not similar to that, but in general when I talk about mirror what you see is your image, and you can change the magnification of

the images using that mirror. So, is there a mirror in electronics and can we change your magnify the current right, is there a mirror in electronics and can we change first of all can we replicate, second is if we can replicate, can we change the current if yes, can we magnify the current yes or no. So, we had to see that particular application in the current mirror all right.

So, come back to the screen, the screen it produces the image of the current right, current mirror is nothing but it produces the image of the current, it produces the image that is current of a reference current right, we require a reference current otherwise, how can it produce image? Reference current highly stable current source, because you has to replicate the current. So, the source should be also stable, and stable source is your highly stable current source.

Now, as I said currents can be scaled up or it can be scaled down, using the current mirror circuit all right using the current mirror circuit. So, for this if you see this particular circuit what is it? It is a simplest current mirror this is called simplest current mirror. So, you can see here the gate is connected to the drain right, this is MOSFET, there are 2 MOSFETs M 1 and M 2, there is a high reference here right and this is I_o . So, I_o is the mirror of $I_{reference}$, and in this particular case, we can have I_o equals to $I_{reference}$, that is same we can have I_o less than $I_{reference}$, or we can have I_o greater than $I_{reference}$, we can have 3 conditions 1, 2 and 3 right. So, if I draw the circuit I can also draw like this.

Now, what I see is, $I_{reference}$ this $I_{reference}$, what is $I_{reference}$? $I_{reference}$ this equation we already know right, $I_{reference}$ is nothing but $k/2 \cdot W/L$ because it is one M 1. So, I am saying $V_{GS1} - V_{T1}$ whole square into $1 + \lambda V_{DS}$, we have seen this equation just before the slide right.

So, I_o would be I_o would be same thing just number 2 would be there, because M 2 MOSFET 2 is there right. So, in this particular case you can see here, when I am shorting this one and this gates are shorted; that means, the V_{GS} and V_{GS} is equal; that means, V_{GS1} is equals to V_{GS2} right, and; that means, that my threshold voltage V_{T2} should be equals to V_{T1} , if V_{T2} equals to V_{T1} ; that means, my λ would be equals to 0, or in another term.

(Refer Slide Time: 23:00)

*** Current Mirror:**
 → It produces the image of the current.
 i.e. It produces an image (or copies) of a reference current.
 Reference current: Having static current source
 → The current can be scaled up or down using current mirror circuit.

*** Simple current mirrors:**
 i.e. I_{ref} or $i_c < I_{ref}$ or $i_c > I_{ref}$

Equation 1:

$$I_o = \left(\frac{W}{L}\right)_2 \frac{I_{ref}}{\left(\frac{W}{L}\right)_1}$$
 Generally, L for both transistors are same

$$I_o = \frac{W_2}{W_1} I_{ref}$$
 i.e. by changing the W_1 & W_2 we can obtain different I_o from I_{ref} .

Equation 2:
 For the same size of devices the channel length will be pronounced i.e. $\lambda \neq 0$
 i.e. $\frac{I_o}{I_{ref}} = \frac{\left(\frac{W}{L}\right)_2 (1 + \lambda V_{ds2})}{\left(\frac{W}{L}\right)_1 (1 + \lambda V_{ds1})}$
 i.e. changing V_{ds} & W will not guarantee accurate replication of I_{ref} in I_o .
 So, either $\lambda = 0$ or $V_{ds1} = V_{ds2}$

Equation 3:
 Error due to finite λ :
 If $V_{ds1} > V_{ds2}$ increases for a fixed λ error decreases.
 If $V_{ds1} > V_{ds2}$ is fixed, but λ increases, the error increases.

If I have V_{GS2} equals to V_{GS1} , because this I have shorted and V_{T2} equals to V_{T1} . So, let us consider first condition λ equals to 0, for λ equals to 0 if I divide the equation number 1 and equation number 2, such that 2 by 1; that means, I_o by I_{ref} I will have, I_o equals to W_2 by L_2 , divided by W_1 by L_1 , into I_{ref} right, I_o equals to W_2 by L_2 divided by W_1 by L_1 into I_{ref} .

Generally what you will see is, L for both transistors are same, generally we will find that the length for both the transistors are same, and that is why we can write I_o equals to W_2 by W_1 into I_{ref} , that is if I change w_1 or if I change W_2 , then I can see change in current right the mirror current, if I keep w_1 equals to W_2 , I will have same current if I if w_1 greater than W_2 , I will have higher current if I have w_1 less than W_2 , I will have lower current; that means, I have a circuit in which I can change the current, I can have same current, or I can increase or decrease the current right; that means, this circuit is nothing but a mirror circuit, it is a mirror and that mirror is of a current, and that is why it is a current mirror all right..

But what if the. So, this condition is true when we are considering λ equals to 0, but what if λ is not equal to 0, when λ is not equal to 0, we have this formula 1 right, we have this formula, that is by changing W_2 and w_1 , we cannot guarantee that we can have replication of I_{ref} in I_o , because now this is the condition that we have to

consider, because here lambda is not equals to 0. So, in this particular case, what will happen? Then there is a error due to this lambda error due to this lambda all right..

So, let us see the first error, let us see the in the simplest mirror circuit, if I want to have I_o by I reference equals to W₂ by W₁ into I reference, either I can have lambda equals to 0 or I can have V_D V_DS1 equals to V_DS 2, then only I can have this one gone, and I have this formula which is I_o by I reference equals to W₂ by L₂ by W₁ by L₁, if L is constant I_o by I reference equals to W₂ by w₁ into I reference.

But here if my lambda is not equals to 0, and my V_DS1 is not equals to V_DS 2, then there will be a problem, and problems are let us see first one is error due to finite lambda, there is a finite lambda then what kind of error is there if V_DS 2 minus V_DS 1, increases for lambda for fixed lambda error increases correct if my V_DS 1, this V_DS 2 and V_DS 1 increases and lambda is fixed then my error would increase then my error would increase.

If I keep V_DS minus V_D V_DS 2 minus V_DS1 fixed, if I keep V_DS 2 minus V_D N V_DS1 fixed, then for lambda increases then error again increases, then if my lambda increases error again increases. So, let us see the another one..

(Refer Slide Time: 27:00)

Errors due to variation or mismatch between the two transistors:

Due to mismatch in fabrication $V_{T1} \neq V_{T2}$
 For fixed V_T if reference current increases error increases.
 For fixed I_{ref} if V_T increases the error increases.

Error due to the output resistance:

$\left(\frac{I_2}{I_1}\right) = \frac{W_2/L_2}{W_1/L_1} \cdot \frac{1}{1 + \lambda V_{DS}}$ \therefore if degree mismatch of error in fabrication we may not get $\left(\frac{I_2}{I_1}\right) = \frac{W_2/L_2}{W_1/L_1}$

The above causes the errors in the Simplest Current Mirror

How to remove these errors:

Cascode Current Mirror

$V_{DS1} = V_{DS2}$
 Error = 0

Razavi

i) $I_2 \neq I_{ref} \Rightarrow$ if $\lambda \neq 0$
 i.e. same current flows in $M_2 \neq M_3$
 assuming W/L of V_T are same. $V_{DS2} = V_{DS1}$
 Since gain of $M_2 \neq M_3$ are shared $V_{GS2} \neq V_{GS1}$
 & the same current flows in $M_2 \neq M_3$
 $V_{GS2} = V_{GS1} \Rightarrow V_{DS2} = V_{DS1}$ so same voltage across each device

ii) If $\lambda \neq 0$,
 since $V_{DS2} = V_{DS1} \Rightarrow I_2 = I_{ref}$
 + Check: λ for $M_2 \neq M_3$ but λ for $M_2 \neq M_3 \neq 0$

Error due to variation or mismatch between 2 transistors right, if there is a mismatch between 2 transistors that we have selected for designing the current mirror, what we will

see? The threshold voltage of first transistor will not be equal to the threshold voltage of second transistor, V_{T1} will not be equal to V_{T2} right, if threshold voltage is are not equal, then there is a mismatch between the threshold voltages..

(Refer Slide Time: 27:28)

② → Errors due to variations or mismatch between the two transistors:
 Due to mismatch in fabrication $V_{T1} \neq V_{T2}$
 For fixed V_T if reference current increases error increases.
 For fixed I_{ref} if V_T increases the error increases.

③ → Error due to the layout mismatch:
 $\left(\frac{W}{L}\right)_1 = 2,000$ // if layout mismatch of area in fabrication we may get $\left(\frac{W}{L}\right)_2 = 2,000$
 The above causes the error in the Simplest Current Mirror

How to remove these errors:
 Cascaded Current Mirror
 $V_{DS1} = V_{DS2}$
 $I_0 = \frac{I_{ref}}{2} (1 + \lambda V_{DS})$
 $I_{ref} = \frac{I_0}{2} (1 + \lambda V_{DS})$

① $I_2 \neq I_{ref} \Rightarrow \lambda \neq 0$
 i.e. same current flows in M_1 & M_2 assuming W/L & V_T same. $V_{DS1} = V_{DS2}$
 Since gain of M_1 & M_2 are equal $V_{GS1} = V_{GS2}$ & since same area $I_{D1} = I_{D2}$
 $V_{GS1} = V_{GS2} \Rightarrow I_{D1} = I_{D2}$ as same voltage same area same

② If $\lambda \neq 0$,
 Since $V_{DS1} = V_{DS2} \Rightarrow I_{D1} = I_{D2}$
 + Gain: λ for $M_1 = \lambda$ for M_2 but $M_1 \neq M_2$
 $I_0 = \frac{W_2}{W_1} \times I_{ref}$

And that is why for a fixed V_T if reference current increases, error increases or for fixed reference current if V_T increases error increases, correct that is the second error that is the error number 2.

First error was error due to let us clear the screen. So, it is easy for us to understand, first error in the simplest mirror circuit is error due to finite lambda, second error is error due to variation or mismatch between 2 transistor, the third error is due to layout mismatch. So, if you guys have learn circuit designing, you will use cadence right, and then you when you design it you will see the there is a mismatch in the layout and design layout, then again there is an error right.

So, for example, if I want W by L of 2 divided by W by L of 1 equals to 2 right, because of the mismatch in layout, I will not have I may not get this particular value, and this will also generate in an error right. So, this all 3 errors are the errors in the simplest mirror current, this errors are the errors in the simplest current mirror.

So, this is just a current mirror action, if you see right my M_1 and M_2 right, if errors are increases my V_{DS} my I_{ref} increases right, when my I_{ref} increases my M_2

is already in saturation right, I need to go back towards the current I_0 right, it because it has to follow just to follow, and then this is when it is increasing this in this one this is increasing in this direction, this is your current mirror action.

So, how we can reduce these 3 errors, this 1,2 and 3 then there is a technique called cascading current mirror right. So, what we want we want either our λ equals to 0, or V_{DS1} let us say V_{DS1} , should be equals to V_{DS2} right, because if I see my equation, my I_0 reference, I_0 by I reference equals to nothing but, right equals to nothing but W_2 by L_1 , of 2 divided by W_1 by L_1 , into 1 plus λV_{DS2} divided by 1 plus λV_{DS1} .

So, to get I_0 by I reference equals to W_2 by W_1 , or I_0 equals to W_2 by w_1 into I reference, I should have I should have either λ equals to 0 or V_{DS1} equals to V_{DS2} , right I should have this 2 points, but I have nothing in simplest mirror currents in simplest current mirror circuit, I cannot have λ equals to 0, and V_{DS1} equals to V_{DS2} , particularly when your V_{DS1} is not equals to V_{DS2} .

(Refer Slide Time: 31:14)

② → Errors due to variations or mismatch between the two transistors:
 Due to mismatch in fabrication $V_{T1} \neq V_{T2}$
 For fixed V_T if reference current increases error increases.
 For fixed I_{ref} if V_{DS} increases the error increases.

③ → Error due to the output mismatch:
 $\left(\frac{W}{L}\right)_2 = \lambda_{out}$ / $\left(\frac{W}{L}\right)_1 = \lambda_{ref}$
 ∴ if degree mismatch of area in fabrication we may not get $\left(\frac{W}{L}\right)_2 = \lambda_{out}$

The above causes the errors in the Simple Current Mirror

④ $I_{ref} = 0 \Rightarrow I_0 = 0 \Rightarrow A = V_{DS}$

How to remove these errors:
 Cascoded Current Mirror $\lambda \neq 0$

Razavi

① $I_0 \neq I_{ref} \Rightarrow \lambda \neq 0$
 i.e. same current flows in $M_1 \neq M_3$
 assuming W/L of V_T are same. $V_{DS3} = V_{DS1}$
 Since gain of M_1, M_3 are identical V_{GS1}/V_{GS3}
 & since same current flows in $M_2 \neq M_4$
 $V_{GS1} = V_{GS3} \Rightarrow V_{DS1} = V_{DS3}$ so same voltage across each device

② If $\lambda \neq 0$,
 Since $V_{DS1} = V_{DS3} \Rightarrow I_0 = I_{ref}$
 + Check: λ for $M_2 \neq M_4 = 0$ but λ for $M_1 \neq M_3 \neq 0$

Particularly when your λ is not equals to 0 right, then you cannot have this particular value where your I_0 by I reference, will be W_2 by L_1 of 2 divided W_1 by L_1 of 1 this we cannot right this we cannot have.

So, what can we do, we can use cascoded current mirror.

(Refer Slide Time: 31:48)

② → Errors due to variations or mismatch between the two branches:
 Due to mismatch in fabrication $V_{T1} \neq V_{T2}$
 For fixed V_{GS} if reference current increases error increases.
 For fixed I_{ref} if V_{GS} increases the error increases.

③ → Error due to the output channel:
 $\left(\frac{I_2}{I_1}\right) = \frac{I_{ref}}{I_1} \cdot \frac{C_{M2}}{C_{M1}}$ ∴ if degree mismatch of error in fabrication we may not get $\left(\frac{I_2}{I_1}\right) = 1$
 The above causes the error in the Simple Current Mirror

How to remove this error:
Cascoded Current Mirror

① $I_2 \neq I_{ref} \Rightarrow$ if $\lambda \neq 0$
 i.e. same current flows in $M_1 \& M_3$
 assuming W/L & V_T are same: $V_{GS3} = V_{GS1}$
 Since gates of M_1 & M_3 are shorted $V_{GS3} = V_{GS1}$
 & since same current flows in $M_1 \& M_3$
 $V_{DS1} = V_{DS3} \Rightarrow V_{DS1} = V_{DS3}$ ∴ same voltage across each device

② If $\lambda \neq 0$,
 since $V_{DS1} = V_{DS3} \Rightarrow I_2 = I_{ref}$
 + Catch: λ for $M_2 \& M_4 = 0$ but λ for $M_1 \& M_3 \neq 0$

In cascoded current mirror, what we use? We use 4 MOSFETs M 1, M 2, M 3, M 4, we use 4 MOSFETs and we connect the drain to the gate like this, this drain to the gate like this, and then this gates are connected, this one is connected like this, M 3 and M 4 are in series, M 2 and M 4 are also in cascoded condition all right..

Now, you can see here, that if I have V_{DS1} equals to V_{DS2} ; that means, this V_{DS2} and 1 and 2 here, if my V_{DS1} equals to V_{DS2} , my error would be 0. So, cascoded current mirror where studied by 2 different groups, one is Razavi where he proposes that, if I_o is not equals to I reference if λ equals to 0, let us let us consider this particular condition I_o is not equals to I reference, because if λ equals to 0, that is same current flows is M 1 and M 3, same current flows is M 1 and M 3, assuming W by L and V_T are same V_{GS3} , equals to V_{GS1} correct, what it says? Is that if I consider my M 1 and M 3 all right M 3 and m1 all right.

And I assume that my threshold voltage of M 3, W by L a and threshold voltage of M 3 and M 1 is same right, threshold voltage an W by L ratio are same or threshold voltage is same and W by L ratio is same, of what M1 and M 3 in this case, since V_{GS3} you see V_{GS3} right is equals to V_{GS1} , a since gates of M1 and M 2 are shorted, right since M1 and M 2 are shorted; that means, that V_{GS2} should be equals to V_{GS1} right, and the same since same current flows in M 4 and M 2; that means, that V_{GS2} equals to V_{GS4} right..

So, first is when we V_T equals to V_T and W by L are same that.

(Refer Slide Time: 34:20)

② → Errors due to variations or mismatch between the two transistors:
 Due to mismatch in fabrication $V_T \neq V_{T0}$
 For fixed V_T if reference current increases error increases.
 For fixed I_{ref} if V_T increases, the error increases.

③ → Error due to the output mismatch:
 $\left(\frac{I_D}{I_{ref}}\right) = \frac{1}{\lambda} \frac{C_{ox} W/L}{C_{ox} W/L} \approx 1 + \lambda V_{DS}$
 ∴ if degree mismatch of error in fabrication we may not get $(\frac{I_D}{I_{ref}}) = 2$
 The above causes the errors in the Simple Current Mirror

How to remove these errors:
 Cascoded Current Mirror
 $V_{GS3} = V_{GS1}$
 $V_{GS2} = V_{GS1}$
 $V_{GS4} = V_{GS2}$
 $V_{DS2} = V_{DS1}$

① $I_D \neq I_{ref}$ if $\lambda \neq 0$
 ∴ same current flows in M_1 & M_2 assuming W/L of V_1 are same. $V_{GS1} = V_{GS2}$
 Since gates of M_1 & M_2 are shorted $V_{GS1} = V_{GS2}$
 & also same current flows in M_2 & M_3
 $V_{GS2} = V_{GS3}$ ∴ same voltage across M_2 & M_3
 $V_{DS2} = V_{DS3}$

② If $\lambda = 0$
 $\frac{I_D}{I_{ref}} = \frac{\left(\frac{W}{L}\right)_2 (1 + \lambda V_{DS2})}{\left(\frac{W}{L}\right)_1 (1 + \lambda V_{DS1})}$
 Since $V_{GS1} = V_{GS2}$ & $V_{DS1} = V_{DS2}$ ∴ $I_D = I_{ref}$

Means that V_{GS3} equals to V_{GS1} , because my V_T and W by L V_T and W by L are same right, W by L are same. So, V_{GS3} equals to V_{GS1} , all right now if V_{GS3} equals to V_{GS1} , since the gates for $M1$ and $M2$ are shorted; that means, that V_{GS2} will be equals to V_{GS1} .

Now, since same current flows in $M4$ and $M2$; that means, that V_{GS4} is equals to V_{GS2} , if this is the condition; that means, my V_{DS2} would be equal to V_{DS1} , and here we have considered λ equals to 0, then if this is the condition, what will happen? My error will be not there why because my equation I_D by I_{ref} right, you have seen this equation correct this one. So, I_D by I_{ref} is nothing but W by L of 2 W by L of 1, $1 + \lambda V_{DS}$ of 2 $1 + \lambda V_{DS}$ of 1 right, V_{DS2} equals to V_{DS1} condition is satisfied λ equals to 0, we have assumed here; that means, our error would be 0..

So, if λ is not equals to 0, in that case, what will happen? In that case we will see here that.

(Refer Slide Time: 36:46)

② → Errors due to variations or mismatch between the two branches:

Due to mismatch in fabrication $V_{T1} \neq V_{T2}$

For fixed V_T if reference current increases error increases.

For fixed I_{ref} if V_T increases the error increases.

③ → Error due to the output mismatch:

$\left(\frac{I_2}{I_1}\right) = \frac{I_{ref}}{I_{ref}}$ // if degree mismatch of error in fabrication we may not get $\left(\frac{I_2}{I_1}\right) = 1$ also

The above causes the errors in the Simple Current Mirror

① $I_{ref} = 0 \rightarrow X \text{ Value}$

② $I_{ref} = 0 \Rightarrow V_{ds1} = 0 \Rightarrow V_{ds2} = 0$

③ $I_{ref} = 0 \Rightarrow I_2 = 0 \Rightarrow A = V_{ds}$

How to remove this error:

Cascode Current Mirror

Error = $\lambda = 0$

$\lambda = \lambda_{M1} + \lambda_{M2} \neq 0$

Razavi

i) $I_2 \neq I_{ref} \Rightarrow$ if $\lambda \neq 0$
 i.e. same current flows in $M_1 \neq M_2$
 assuming $V_{ds1} \neq V_{ds2}$ are same: $V_{ds1} = V_{ds2}$
 Since gain of $M_1 \neq M_2$ are identical $V_{gs1} \neq V_{gs2}$
 & since same current flows in $M_3 \neq M_4$
 $V_{gs1} = V_{gs2} \Rightarrow V_{ds1} = V_{ds2}$ is same voltage across each device

ii) If $\lambda \neq 0$,
 Since $V_{ds1} = V_{ds2} \Rightarrow I_2 = I_{ref}$


+ Catch: λ for $M_3 \neq M_4 = 0$ but λ for $M_1 \neq M_2 \neq 0$

VDS one equals to VDS 2, implies I o equals to I reference right, but the catch is here the catch is, lambda for M 3 and M 4 is 0, but for M1 and M 2 is not equals to 0.

So, what we say is for if lambda is not equals to 0, then VDS1 equals to VDS 2 implies I o equals to I reference. So, both these condition is to remove the error, but here what we are assuming is that, lambda 4 M 3 and M 4 is 0, M 3 and M 4 lambda equals to 0, while lambda for M1 and M 2, M1 and M 2 is not equals to 0, this is not correct right either lambda for all the transistor should be 0, all lambda for all the transistor should not be equal should not be equal to 0.

So, this is the catch when we calculate, the that whether the error is not there using the using the method proposed by Razavi using the method proposed by Razavi alright. So, what we can do?

(Refer Slide Time: 37:54)




We can see another method that is proposed by Allen and Holberg. So, here what they propose is, let us consider that the cascoding M3 on M1 this if I cascode M3 on M1; that means, my R_{OUT} increases right, because I am cascoding M3 on M1 right, see if I cascode this MOSFET M3 on M1, my R_{OUT} would increase right that is shown.

Now, what is my formula for R_{OUT} we have seen R_{OUT} equals to R_{OUT} equals to 1 by λ into I_o right, R_{OUT} equals to 1 by $\lambda_{effective}$ into I_o correct. So, if that is the formula, $\lambda_{effective}$ would be nothing but 1 by R_{OUT} into I_o , now R_{OUT} is what R_{OUT} is extremely high; that means, my $\lambda_{effective}$ would be close to 0 .

So, even there is a finite mismatch between V_{DS1} or V_{DSN} V_{DSb} , since $\lambda_{effective}$ equals to 0 , my error is less, and my I_o will be equals to $I_{reference}$, you got it very easy right super easy and this is it make sense when we discuss like this, when we discuss in terms of what Allen Holberg is proposing, it makes more sense because here if I cascade M4 on M3 m M4 and M2 or M3 on M1.

(Refer Slide Time: 39:34)



My R OUT would increase, my since my R OUT is related to my lambda in this particular fashion which is inversely proportional, I can see that increasing in R OUT with decrease in lambda, and that is my overall error would decrease, even there is a finite mismatch between my VDSA and VDSB; that means, Allen or Holberg propose that by using the cascoded kind of current mirror, we can reduce the error generated in the simplest mirror current in the simplest current mirror circuits right.

The errors in the simplest current mirror circuits can be reduced by using, cascoded current mirrors all right. So, this is end of application of current mirror, I just wanted to show you to you that how we can use MOSFET for a particular application that is the current mirror..

(Refer Slide Time: 40:33)

CMOS

- The term CMOS stands for "Complementary Metal Oxide Semiconductor".
- CMOS technology is one of the most popular technology in the computer chip design industry and broadly used today to form integrated circuits in numerous and varied applications.
- Today's computer memories, CPUs and cell phones make use of this technology due to several key advantages. This technology makes use of both P channel and N channel semiconductor devices.
- The main advantage of CMOS over NMOS and BIPOLAR technology is the much smaller power dissipation. Unlike NMOS or BIPOLAR circuits, a Complementary MOS circuit has almost no static power dissipation.
- Power is only dissipated in case the circuit actually switches.
- This allows integrating more CMOS gates on an IC than in NMOS or bipolar technology, resulting in much better performance.
- Complementary Metal Oxide Semiconductor transistor consists P-channel MOS (PMOS) and N-channel MOS (NMOS).

Let us go to the another point and that is your complementary metal oxide semiconductor right, and we will not go too much detail into this, but we will just see how this CMOS can be used as an invertor. So, CMOS stands for complementary metal oxide semiconductor, CMOS technology is one of the most popular technology in the computer chip design industry, and broadly used today form to form integrated circuits.

So, whenever you see an indicator circuits, most of the cases you will find CMOS right, this today's computer memories CPU cell phones make use this technology due to several key advantages, this technology make use of both P and N channel semiconductor devices, when you connect P channel and N channel MOSFETs, you will get complementary metal oxide semiconductor..


Now, the main advantage of CMOS over NMOS or bipolar transistor is, much smaller power dissipation, and that is very important, because we are going to reduce the number of components, or increase the number of components on a single wafer right, reduce the size of component and the increase the number of component on the single wafer, when you going to do that when you going to reduce the size the power consumption also get subsequently reduced, that is possible by using the CMOS technology compared to bipolar transistor or NMOS technology.

Power is only dissipated in case the circuit actually switches. So, power is not dissipated if circuit is ideal, only when it switches from one state to another state the power is

dissipated, this allows indicating more CMOS gates on an IC, then in NMOS or bipolar technology resulting in a better performance right, because only when it operates then only the our power is dissipated and that is why you can have more gates compared to bipolar NMOS.

Complementary metal oxide semiconductor transistor consist of, P channel MOSFET and N channel MOSFET.

(Refer Slide Time: 42:45)



So, you can see here, we have P channel MOSFETs and N channel MOSFET. So, if you see is as not gate, if I want to use this as a not gate that is my CMOS as a not gate right, not gate you know if I apply 1 my output is 0 if I apply 0 my output is 1 right.

How can I operate then you see here, see there is a switch right there is a switch? So, you see here that if vdd is my voltage this is ground. So, if I have s equals to 1, this will be open my output would be 0, if my s equals to 0 this closes and my output would be one. So, this is how I can see the change..

Let us see here in this particular circuit, when I apply vx equals to 1 right, what happens? Vx equals to 1, my this is PMOS right this is PMOS. So, this will not conduct, and that is why this will be my transistor t 1 would be off, and t 2 would be on and; that means, that my output voltage will nothing but nothing but 0, but if I have reverse of this; that means, that if I apply vx equals to 0.

(Refer Slide Time: 44:10)

CMOS: Complementary Metal-Oxide Semiconductor

NOT GATE USING MOSFETS

$\beta_{PMOS} + \beta_{NMOS} = \text{CMOS}$

0 ON
1 OFF

CMOS
NOT
GATE
1 → 0
0 → 1

CMOS Working Principle
In CMOS technology, both N-type and P-type transistors are used to design logic functions. The same signal which turns ON a transistor of one type is used to turn OFF a transistor of the other type. This characteristic allows the design of logic devices using only simple switches, without the need for a pull-up resistor.
In CMOS logic gates a collection of n-type MOSFETs is arranged in a pull-down network between the output and the low voltage power supply rail (Vss or quite often ground). Instead of the load resistor of NMOS logic gates, CMOS logic gates have a collection of p-type MOSFETs in a pull-up network between the output and the higher-voltage rail (often named Vdd).

Then what will happen, this will conduct right this will not conduct so; that means, this is my t 2 would be off, t1 would be on and that my; that is my output would be 1.

Now, what is this, this is nothing but PMOS and NMOS connected together, PMOS and NMOS connected in series right. So, if this is the in this way if I can if I have the circuit, I can use it as a not gate. So, in CMOS technology both N type and P type transistors are used to design logic functions, the same signal which turns on 1 transistor will turn off, the another one will turn off, the another transistor type you can see right if I apply 1.

(Refer Slide Time: 44:55)

CMOS: Complementary Metal-Oxide Semiconductor

NOT GATE USING MOSFETS

$\beta_{PMOS} + \beta_{NMOS} = \text{CMOS}$

1 OFF
0 ON

CMOS
NOT
GATE
1 → 0
0 → 1

CMOS Working Principle
In CMOS technology, both N-type and P-type transistors are used to design logic functions. The same signal which turns ON a transistor of one type is used to turn OFF a transistor of the other type. This characteristic allows the design of logic devices using only simple switches, without the need for a pull-up resistor.
In CMOS logic gates a collection of n-type MOSFETs is arranged in a pull-down network between the output and the low voltage power supply rail (Vss or quite often ground). Instead of the load resistor of NMOS logic gates, CMOS logic gates have a collection of p-type MOSFETs in a pull-up network between the output and the higher-voltage rail (often named Vdd).

If I apply 1 this is off while this is on right, see the same signal which turns on 1 transistor, will turn off the another one will turn off the another transistor.

This characteristic allow the design of logic gates using only simple switches without need of pull up resistors, right when we do not require pull-up resistors. Here in CMOS logic gates a collection of N type MOSFETs is arranged in a pull-down network, between output and the low voltage supply right instead of load resistor of NMOS logic gates, CMOS logic gates have a collection of P type MOSFETs in a pull-up network between output and higher voltage right, here we instead of using the load resistors as a as a pullup resistors, we can use P type MOSFET as a part of in a part of pullup network right..

So, here this is how the CMOS is design, it is how it is connected and we will not go too much detail into CMOS, we have to just understand that if you are given a CMOS and if you are asked to form a not gate, you can use a not gate by just in by just attaching PMOS to N mos, and the advantage of CMOS is at one time only it will only dissipate the power when it is in the on state, when it is switches between the on state and off state, otherwise it will not dissipate the power that is the advantage of CMOS over the over the bipolar transistors.

So, with this what we have seen we had in the today's module, what we have seen, we have seen P channel we have seen depletion type, MOSFET we have seen the transfer characteristics, then we have also seen the application of the current mirror, and how what are the errors in the simplest current mirror. Then we have seen that can we reduce the error in the current mirrors that are there, and then what was a proposed idea the proposed idea is that we can use we can use a cascoded current mirror, to reduce the errors in the simplest current mirror, this current mirror were proposed by 2 groups one is from Razavi.

Another is from Allen or Holberg, and we found that the in the Razavis model, we had to assume 2 transistor lambda equals to 0, another 2 transistor lambda is not equals to 0, which will not work, that is why we had to consider Allen and Holberg where it make sense that if you if you attach transistors in the fashion in the cascoded current mirror, then your R OUT will increase, and since R OUT is proportional inverse proportional to lambda, that is why your lambda will decrease if R OUT is increase; that means, your

error would be close to 0, even there is a final difference between your voltage and error across the transistors $I_{reference}$ and I_o ; that means, that this particular model which is proposed by Allen and Holberg makes more sense to understand, how the errors are reduced in the simplest current mirror right.

Now, in the next class we will start understanding what are the operational amplifiers, and what are the characteristics of the operational amplifier all right. So, I will see you in the next class, and we will start understanding the operational amplifiers, which is also call the Op-Amps also call the Op-Amps.

So, look at the things that I have taught you today, if you have any questions feel free to ask me the courses designed in such a way that, you get the understanding and the idea of how the Op-Amps how the MOSFETs and IC s are fabricated as at the at the same time, we will touch the base of few of the topics..

So, that it helps you to cover most of the topics, in your analog circuit domain, there is another course which is advance version than what I am teaching right now, but what I thought is let us start with something which is more to which covers not only basics, it also covers the experiment point of view. So, we will also see lot of experiments as a part of this particular course. So, I will finish this module at this particular point, and I will see you in the next class till then you take care. Bye.