

**An Introduction to Electronics Systems Packaging**  
**Prof. G. V. Mahesh**  
**Department of Electronic Systems Engineering**  
**Indian Institute of Science, Bangalore**

**Module No. # 10**  
**Lecture No. # 42**  
**Exclusive chapter wise summary**

This is the conclusive chapter or module on this NPTEL video course on electronics systems packaging. So far, we have seen various modules and lectures in those modules covering various aspects of electronic systems packaging.

We have covered a wide variety of topics starting from the basic semiconductor fabrication to system level issues. This is basically sensitizing all the participants in this course to the rudimentary topics of electronic systems packaging that looks very essential for the industry today.

As we have seen over the lectures that there are a wide variety of topics that can be covered in electronic systems packaging because this is multi disciplinary in nature. What we will now do is to quickly recap the various topics that we have covered and summarize the takeaways from each of these topics and conclude this final lecture.

(Refer Slide Time: 01:48)

**WHAT IS ELECTRONICS SYSTEMS PACKAGING?**

- ❖ Packaging is 'every technology' required between the IC and the system.
- ❖ Packaging is just not a study of 'interconnections'. It is a lot more than that.
- ❖ Without a proper packaging methodology a manufactured die/IC is no good.
- ❖ Packaging is basically done at three levels- chip level, board level and system level.

Fig courtesy: Georgia Tech

**NPTEL**

Firstly, in the beginning, we have tried to define what is electronics systems packaging; if you recall, packaging is every technology required between the IC and the system.

Packaging is just not a study of interconnections; it is much more than that and we have tried to look into the various technologies that dominates from the IC level to the system level. We have also seen the importance of various packaging methodologies and concluded that without a proper packaging methodology, a manufactured die or an IC is no good.

Therefore, packaging is basically done at three levels: chip level, board level and system level. We have seen in the beginning that it is very difficult to pinpoint and write a definition for packaging because we have to cover various technologies that are required between the IC and the system.

As a beginner, you would have seen that packaging is just not about copper interconnections, because we need talk about various levels of packaging - the IC level, the board level, and the system level; it is much more than just a copper interconnects. The performance of these interconnects are dependent on various factors - material issues, process issues, and so on, besides electrical and thermal issues being of prime importance in the reliability of an electronic product.

(Refer Slide Time: 03:49)



**Why is Microelectronics Systems Packaging important?**

- Every IC and Device has to be packaged
- Controls performance of computers
- Controls size of consumer electronics
- Controls reliability of electronics
- Controls cost of electronic products
- Required in nearly every industry such as automotive, communications, computer, consumer, medical, aerospace and military

**NPTEL**


If you want to look back and try to see what we have digested in terms of the material in the initial lectures, we have tried to define what is microelectronic systems packaging and why is microelectronic systems packaging important. The important points that are covered here in the slide are that every IC and device has to be packaged.

Now packaging in some sense, controls the performance of systems, computers for example, small systems, handheld products, large systems like servers and various power electronics systems which are large in size, but where packaging also plays very important role in terms of choice of components, the device assembly, and so on.

Packaging controls the size of the consumer products, which is very true today; as you are witnessing major evolutions in terms of new products that are seen in the market today and technology revolution in terms of miniaturization, feature size diminishing, and host of new materials being used even in the consumer electronics arena.

Reliability of packaging is very important and together with the choice of materials, the right and appropriate material, we have to as designers, look at cost of electronic products, because when you look at product design at the industry level, you have to meet the satisfaction of the end customer in terms of reliability and at the same time cost effectiveness. Packaging is a requirement in every industry today such as automotive, communications, computer industry, consumer, electronic goods, medical equipments, aerospace, strategic, and military sectors.


(Refer Slide Time: 06:15)



You would recall this slide, which we discussed about the semiconductor manufacturing process of the chip. Although this segment in-exclusively does not belong to the electronic systems packaging concept, but when we talk about IC packaging, it is always better to know the IC manufacturing process sequences including the materials and the equipment issues that are associated with wafer fabrication, because there is always a great technology change happening every two years or every five years in terms of packaging technologies that are being available for the end customer. Therefore, we will talk about wafer fabrication, which is the front-end process and we have seen how issues like the size of the wafer and the dimensions or the technology, line width that is being used by the designers for the chip manufacturing becomes very critical.

You can see the front-end process starts with the mask manufacturing and then the wafer from the ingots being sliced to the required dimensions and then the allied processes like selection of the photoresist material, the photolithography process as such which is the most challenging part in the front-end process, then comes the diffusion or implanting dopens into the structure of the base material like silicon or other compound semiconductors and then finally, getting the wafer done after the required doping process and the planer assertion process, inspection and measurement, and then comes the test assembly and packaging the back-end process which finally, results in the first level interconnect typically a wire bonding process and then getting a known good die KGD as you are now aware of.

(Refer Slide Time: 08:42)



The industrial and medical systems or product packaging in general, involves various sectors. The major component could be computer and business equipment, then comes the communications systems engineering, then comes the consumer and industrial and medical systems, military and automotive being the other areas where the products go into a large consideration about electronics packaging systems design involving electrical and thermal.

(Refer Slide Time: 09:30)

**What is Electronics Packaging?**  
"Science and art of providing a suitable environment to the electronic product as a whole to perform reliably over a period of time"

Major functions of Electronics Packaging

- ❖ Signal distribution
- ❖ Power distribution
- ❖ Heat dissipation (cooling)
- ❖ Protection (mechanical, chemical, electromagnetic)

The package must function at its specified performance level

Signal Distribution  
Power Distribution  
Heat Dissipation  
Package Protection


The slide includes four diagrams: 'Signal Distribution' showing a circuit board with signal paths, 'Power Distribution' showing power planes and components, 'Heat Dissipation' showing a component with cooling fins and heat flow, and 'Package Protection' showing a component in a protective enclosure. A presenter in a light-colored shirt is visible in the bottom right corner of the slide frame.

We try to summarize what is electronics packaging and we define in such a way that it is understood by the various multidisciplinary groups that work in packaging; science and art of providing a suitable environment to the electronic product as a whole to perform reliably over a period of time. This could involve design issues, because if you look at an electronic product, it starts with design, electrical test, fabrication then comes both fabrication, assembly reliability measurements, and so on.

The major functions of electronic packaging are signal distribution, power distribution, heat dissipation, that is cooling issues of electronic equipment, protection, mechanical chemical and electromagnetic and the package must function at its specified performance level. So, this take away from this slide is that it is difficult to find a definition for electronics packaging in a text book, but if you look at the product from the product stand point, we are interested in the reliability of a product and therefore, providing the


required impact on the product would mean you have to consider various issues from design to fabrication to assembly and then test.

(Refer Slide Time: 11:07)



This picture in the initial lectures would have introduced you to the levels of packaging and level one involves chip level interconnects, level two involves board level interconnects and level three would be the system level. If you dig into the subareas then you try to define level one as integrated circuit then you have the starting wafer material, you have the multichip module coming out of the single chip modules that are being generated at the first level. Then comes the Printed Circuit Board, many Printed Circuit Boards can be assembled on a mother board and these are the daughter boards and this is again the level three packaging. Then you have the system level packaging, but typically broadly, you can talk about chip level, board level, and system level technologies.

(Refer Slide Time: 12:06)




We have focused a lot in this course on Printed Wiring Boards which is the second major level of packaging that we can consider, because today Printed Wiring Boards themselves can be called as systems, because they perform system functions. It could be analog, digital, or it could be mixed signal high bandwidth. There are other issues like EMI, EMC built on the substrate and making it compatible with various operational frequencies and so on.

So, the purpose of a Printed Wiring Board is to electrically interconnect all the components. Mechanical support to the components is provided by the PWB, it powers up the circuit and dissipates heat generated by the components; accordingly the materials have to be selected.



(Refer Slide Time: 13:00)




Now, this would be an example of system level integration in a hand held product. A miniaturized product that is globally very sensitive in terms of market upheaval and so on, the mobile phone, because the percentage of mobile users across the globe is very high. Therefore, features like the size, the shape, the color, including the mechanical packaging aspects, and the cost become integral to the mobile phone industry.

This picture will give you the kind of complexity involved in the system level integration in a cellular phone. There are various segments as you can see, there is for example, the camera circuit, the memory circuit, plug in memory card, outer interface circuit, power supply to the system, transmitter receiver circuit very important and all of these critical areas require lot of design considerations in terms of package choice, simulation from the electrical stand point as well as thermal.




(Refer Slide Time: 14:26)



This is basically a quick bird's eye view of how we started with the wafer or an ingot to get a wafer and then the doping process to get the required electrical functions, and then formation of the gate and the metal plating that is required at the gate. Then comes the testing to qualify the die as a known good die and then comes the packaging. So, this is in this six pictures trying to present in a nutshell the front-end to the back-end process.


(Refer Slide Time: 15:14)



We have seen what the first level interconnections are, they are wire bonding, tape automated bonding, and flip chip bonding. You know what is a wire bond; there will be gold or aluminum wires that will connect the bond pad on the die to the bond pad on the substrate.

Similarly, you will have lead frames in a tape automated bond that will be available on a plastic polyimide tape and then you have the die coming here and aligning with a first level bonding or inner lead bonding and then you have a outer lead bonding here, that will complete the first level interconnect. Flip chip is very current, although it was invented by IBM way back in 1963, the usage of flip chip today in terms of being part of a BGA or a CSP is highly market sensitive, there are large volumes for flip chip manufacturing and usage. Here you can see a flip chip illustration where the solder bump in the die is placed on the substrate, registered properly and this is the bare die and then the first level interconnection is done by thermo compression bonding or by reflow process.

(Refer Slide Time: 17:03)




So, these are the common first level interconnections. Once again I want to emphasize here that flip chip is being used in many packages today we have seen that and how substrate and the solder material that are being used for the bump formation become very critical in the functioning of the flip chip in a package. A flip chip can be used without a

package directly on a board or a flip chip can be part of a BGA system which is a plastic packaged or it could be ceramic packaged.

So, you can see a figure here, where there is a die, and then there is a bump and you have underfill encapsulant being used in the space between the die and the substrate. So, this is a substrate, it could be an FR4 or FR5 material depending upon the specifications of your product and then underfill encapsulant is used, when you use a bare die on a board to prevent the thermal mismatch between the silicon die and the organic substrate; so that the reliability is increased.

In our course, we have emphasized the use of flip chip today in current products and design. Underfill becomes a very important material for researchers and the volumes are increasing in terms of usage. Underfill is basically a nonconductive adhesive joining surface of chip to substrate; it protects the bumps from moisture or other environmental hazards, provides mechanical strength to the assembly, and then it takes care of the CTE mismatch that I talked about between the silicon die and the organic substrate. It is thermally conductive, takes care of the heat issues and electrically insulating.


(Refer Slide Time: 19:17)



If you look at the growth or evolution of packages, we have spent a large amount of time in looking at the various packages in this particular course. We talked about peripheral packages and we also talked about area array packages. These are the different varieties of packages that are still available in the market. We started with the DIP package, we

have moved to QFPs and then you can look at the pitch, it is about 0.3 mm convergence. If you look at other technologies area array plastic technologies, BGA, plastic BGA, and then we now have what is known as a chip size or chip scale package technology and then the wafer level CSP where the pitch is 0.5 mm or less. So, a CSP can be done at the wafer level which means that you can package the die and then singulated later from the wafer compared to the conventional process of singulating the die and then packaging the individual die.

(Refer Slide Time: 20:35)



As you can see in this picture here, a conventional package, we have the wafer then the dicing is done and then it is packaged individually, whereas the wafer level the packaging is done at the wafer and then the packaged dies are then singulated. This is one of the most current technology, the wafer level packaging or wafer level CSP technologies, and there are a lot of benefits as you have seen; better signal integrity, lead-free solder bumping, possible nano interconnections, and then integrating this process for the fabrication of a MEMS devices and interconnects.

Although the volumes are less, it is definitely a big step towards nano interconnections and small devices.


(Refer Slide Time: 21:30)

Package Type	Material	Pin Count (Total I/O)	Min. Pitch (mm)
<b>Through-Hole</b>			
Single In Line (SIP)	Plastic	<48	1.27
Dual In Line (DIP)	Plastic (PDIP)	<84	2.54
	Ceramic (CDIP)	<84	2.54
<b>Surface Mount</b>			
Small Outline (SO)	Plastic (SOP/J)	<84	1.27
Leaded Chip Carrier (LCC)	Plastic (PLCC)	<120	1.27
Quad Flat Pack (QFP)	Plastic (PQFP)	<356	0.30
	Ceramic (CQFP)	<356	0.30
Tape Automated Bonding	Plastic (TAB)	<356	0.25
<b>Area Array</b>			
Pin Grid Array (PGA)	Plastic (PPGA)	<750	1.27
	Ceramic (CPGA)	<750	1.27
Ball Grid Array (BGA)	Plastic (PBGA)	<800	1.00
	Plastic (FC-PBGA)	<1700	1.00
	Ceramic (FC-CBGA)	<800	1.00
Column Grid Array (CGA)	Ceramic (FC-CCGA)	<1700	1.00
Chip Scale Package (CSP)	Plastic (CSP, $\mu$ BGA)	<356	0.50
	Ceramic (CSP)	<356	0.50

This is a glossary of the single chip packages that we have seen. We have seen a host of through-hole components like SIP, single in line package, DIP, dual in line package, and you have plastic packages or ceramic packages you have a look at the pin count and the pitch. Initially the pitch has been very high 2.54 mm and then today we are talking about 0.5 mm or less in the case of CSPs.

Then, comes the other classification of surface mount devices; you have various classifications like small outline package, leaded chip carrier, quad flat packs, and so on . In the area array package, you have a pin grid array and then the ball grid array package then the column grid array and chip size package. You have different varieties of BGA packages that could be used based on your application and electrical requirement.

(Refer Slide Time: 22:37)



BGA is the work cause of the industry as I have mentioned. You can build high density designs or system level Printed Wiring Boards with BGAs. The volumes of manufacturing for BGA are very high. Plastic BGA again is highly used by the industry today. Typically you will see a multilayer organic substrate with high pin count and they could be used in the functionalities like digital signal processors, chip sets, and so on. You could have BGAs in terms of wire bond, TAB, or flip chip. I have emphasized in the module on Printed Circuit Board technology that the build up technologies is highly essential for these kinds of high density packages.

Here again, I have presented to you the cross section of a BGA, where you could see the high density interconnect substrate, HDI and then you have BGA solder balls, this is a BGA solder ball and then the various components like the encapsulant and so on.

(Refer Slide Time: 23:51)

**CSP- Chip Scale Packaging**

- Definition: A Package is considered a CSP when the package area is no greater than 1.2 times that of the die area; when the ball pitch is equal to less than 0.5mm
- Usually Flip-Chip Attachment
- Common for Wireless Handsets and Handheld Electronics .
- Stacked die support (S-CSP- Stacked CSP); WL-CSP
- Laminate and Ceramic Substrates

**Cross-section of a CSP**

The diagram shows a cross-section of a CSP. A Silicon IC is mounted on an FR-5 Substrate. The IC is connected to the substrate by Solder Balls (E3Sn/7Pb). An Epoxy Underfill is used to secure the IC to the substrate. A Mold Cap is also present on top of the IC.

Source: Amkor

NPTEL

Coming back, chip size packaging or chip scale packaging is basically when the package area is no greater than 1.2 times that of the die area, when the ball pitch is equal to or less than 0.5 mm. Usually it is a flip chip attachment and you could work with laminate or ceramic substrates.

(Refer Slide Time: 24:16)

**Cooling**

- Package must transport heat from IC to environment
- Heat removed from package by:
  - Air: Natural air flow, forced air flow improved by mounting heat sink
  - PCB: Transported to PCB by package pins
    - Better substrates for PCB and efficient PCB design
  - Liquid: Used in large mainframe computers

The slide features a presenter in a light-colored shirt sitting in front of the slide content.

NPTEL


Cooling is a very important issue and basically a package must transport heat from the IC to the environment. That is the main concern of packaging in terms of a thermal design. The heat removed from the package is basically by air, natural air flow or a forced air



flow improved by mounting a heat sink on top of the package or attaching a fan on the Printed Circuit Board to remove the air quickly from the surface of the device.

So, in heat sinks also you could have various configurations of heat sink basically to increase the surface area of the heat sink. Use the appropriate material like aluminum or modified oxides of aluminum and then try to provide large surface area to remove the heat from the surface of the die or the package. The PCB material itself could be used if chosen correctly, a material to remove heat from the package, the solder joint to the external environment. So, as a designer, you must be able to understand the properties of PCB materials for efficient PCB design involving thermal issues. But in the case of large systems, a few companies have even attempted liquid cooling although it is going to be pretty expensive.

(Refer Slide Time: 25:49)



Basically as far as the packages are concerned, you are interested in the following parameters: the first one is the substrate material, you could use organic here, FR4 or a BT epoxy, ceramic, polymer material or no substrate in the case of a resin package where you do not typically have a lead frame or something like that to hold the die.

Then you have the die attach material; in the case of a no substrate typically, if you take a dip package, you will have a base substrate with a lead frame but then you can avoid these using a organic resin molded type of a fabrication. In the case of a die attach material or process, you could have a cavity up process where you can see the die here

the configuration or a cavity down, accordingly the substrate is fabricated so that you can provide avenues for cavity down attachment of the die and then you could have a stacked die configuration.

Then the other issue is die to package interconnection; it could be a wire bond or a flip chip. TAB is less common. The volumes are less. Then you have package to PCB interconnection where you could have leads or pins like a PGA, balls like a BGA, or a CSP or no leads typically QFN kind of a package. Then the other issues encapsulation, whether you are going to use a Globtop epoxy material, Overmould that package formation or Hermetic sealing which is required for certain applications.

(Refer Slide Time: 27:44)

**3D Packaging- Stacked Die**

- **Definition:** Packaging Technology with 2 or More DIE  
Stacked in a Single Package or Multiple Packages Stacked Together
- **Supports**
  - Wirebond Die Attach
  - Flip chip Die Attach
  - Hybrid- Combination of Flip-Chip and Wirebond
- **Packaging Applications**
  - CSP
  - BGA
  - Folded over package (PoP)
- **Benefits of 3D Packaging**
  - Smaller, Thinner and Lighter Packages
  - Reduced Packaging Costs and Components
  - System Level Size Reduction Due to Smaller Footprints and Decrease Component Count (SIP)
- Common for Wireless Handsets, Handheld Electronics and Memory Intensive Requirements.


Image Source: Wikimedia Commons (sketch)

**RPTEL**

The current issue is 3 D packaging or stacked die information to improve the IO count in a smaller area and vertically integrating large number of die. It could be different functionalities built on a single substrate or platform and then interconnected along the periphery between various dies and then they could have a common package. Typically you could have single chip module, multichip packages stacked together but stacked in a single package. It supports wire bond, flip chip die attachment, and you could have a hybrid combination of flip chip and wire bond as we have seen in the lectures, various illustration, and photographs.

Packaging applications - It could be used for CSP, a stacked CSP, or a stacked BGA, or a package on package, or folded over package and these are highly integrated so that they are used in hand-held products, wireless handsets and so on.

(Refer Slide Time: 28:55)



The slide content is as follows:

### Multi Chip Modules (MCM) or Multi chip packaging

- Industry's first MCM from IBM.
- Generally MCMs are horizontal or two-dimensional modules.

Defined as a single unit containing two or more chips and an interconnection substrate which function together as a system building block.

**Need for MCM**

- More functionality in one 'single chip'
- Special circuit needs met
- MCMs formed from multiple chips on a common substrate / package structure
- Do away with individually packaged chips on a PWB

IBM's 61-100 MCM, 1992

Source: Prof Rao R. Tummala, PRC, GTEch

MPTEL

We have also talked about multichip modules as compared to single chip modules. Here on a common substrate, you have various die mounted and interconnected and then they function together as a system building block. So, the IOs also will be large in the case of multi chip module and the requirement is that you could mount this just like a single chip module on a system level Printed Wiring Board or a ceramic substrate as the case maybe and special circuit requirements can be met by integrating large number of die on the same substrate. Ideally, you could do away with the various single chip modules or packages. The individual dies can be different functionalities also.

(Refer Slide Time: 29:56)

**SIP- System in Package**

**SOC** Complete system on one chip

**MCM** Multi-Chip Module Interconnected components

**SIP** Stacked chip/package for reduced form factors

**SOP** Optimizes functions between ICs and package  
Monolithic systems

- System in Package is defined as the vertical stacking of similar or dissimilar ICs, in contrast to the horizontal nature of SOC.
- **Benefits:** simpler design, design verification and process besides minimal time-to-market.
- About 30 IC and packaging companies are producing **SIP-based multichip modules**.

SiP is a key technology for reducing product size and increasing product functionality in applications like digital cameras and mobile phones.

Source: Fundamentals of MSP- Rao Tummala

The other concept we have seen is a System in Package, which is defined as a vertical stacking of similar or dissimilar ICs in contrast to the horizontal nature of a system on a chip or a multichip module again which is requiring more area on the substrate. We talk about vertical stacking in a system in package. About thirty IC and packaging companies are producing SIP modules.

(Refer Slide Time: 30:24)

**Current Trends**


- 3D Packaging- Stacked Die
- Build-Up Substrates
- Flip-Chip
  - DCA- Direct Chip Attach
- SiP
  - LTCC, Bluetooth Standard
- **Green** Manufacturing
  - Removing Lead (Pb)
  - New Materials (tin, silver, copper) for Die Attach, plating, solder balls
- SOP, POP (package-on-package)

Source: Wikimedia Commons

To summarize, the initial chapters - current trends is 3 D packaging, build up substrates, flip chip, direct chip attach, System in Package, and towards the end of this course we

talked about green manufacturing. So, as a designer, you should also think about removing lead from your assembly and try to use new materials, look for new concepts in plating or die attach materials and so on.

(Refer Slide Time: 30:59)




The slide contains the following text:

- Design for Manufacturing (DFM)**
  - handshake between designers and manufacturers
  - bottlenecks in manufacturing
  - impossible specs in manufacturing cannot be designed
  - wastage of raw material can be minimised
  - high yield at lower costs
- Design for Reliability (DFR)**
  - failures to be predicted by simulation
  - materials analysis is a must
  - physical properties of materials used in PWBs and inner layers
  - design for higher reliability- electrical and thermal
  - MTTF and MTBF to be understood (complex though)
  - current DFR mechanisms eliminate experimental verification
- Design for Testability (DFT)**
  - ability to test the board efficiently after assembly
  - layout of board components become crucial
  - good understanding of components sizes, shapes
  - efficient usage of electromechanical components

The presenter is a man in a light-colored shirt, standing in front of the slide. The NPTEL logo is visible in the bottom left corner of the slide.

Remember these three important terms: design for manufacturing, design for reliability, and design for testability. During the CAD section of this video course, I have highlighted the importance of these terms. Why do you require a good handshake between the designers and the manufacturers? If you do not have a proper understanding at the design stage itself about the manufacturing issues, you are now going to end up with bottlenecks in manufacturing, some times impossible specs would be sent to the manufacturer which cannot be designed and that is going to eat up the cost of the evolution of a product. Reliability again related to various things right from the product conceptualization, material analysis that goes into the end product, how the materials will behave in different conditions electrical and thermal included and then comes the point of testability. Your design is no good, if you do not have a layout that is testable. The type of packages that you are choosing is key to defining this concept of design for testability


(Refer Slide Time: 32:20)



Here I have a picture of a finished layout from a CAD process. A very simple double-sided structure. You can see how a board is made from this particular design using various Printed Circuit Board processes. I have tried to highlight to you the importance of the various segments in a CAD program. Whatever be the CAD program that you are using, you have to look at optimizing various operations in CAD; you may be using a through-hole technology or a surface mount technology. Look at various issues that are available in your CAD, the library management, and then the various optimization issues, like via optimization, routing optimization, various design parameters that need to be set and so on.



(Refer Slide Time: 33:00)



**Optimization Operations in CAD**

- ◆ Creation of components and footprints (THT & SMT)
- ◆ Gate & pin swapping
- ◆ Manual, interactive & automatic routing
- ◆ Clean-up and optimizing the interconnection structure
- ◆ Final operations (segments modify, track width modify, miter & fillet corner)
- ◆ Copper maximizing
- ◆ Transfer between layers


**Post processing Operations**

- ◆ Creating Technology files for sending to manufacturer
- ◆ EXCELLON format for NC Drilling operation
- ◆ GERBER format for photoplotting operation
  - \* Photoplots are necessary for all manufacturing layers
  - \* Masks are from silver halide photo films
- ◆ Assembly Drawing to be printed/documentd
- ◆ Production planning document for manufacturing
- ◆ Edit software will be used by manufacturer for including batch nos. etc.

The slide is presented by a man in a light-colored shirt, who is partially visible in the bottom right corner of the frame. The slide content is enclosed in a black border.

Also spend a lot of time and how you are going to generate post processing files for fabrication and assembly. This is an example of schematic, which is now converted to a final Gerber file electrical layer which is key to being sent for the fabrication of the system level Printed Wiring Board. Your system level Printed Wiring Board could be 2 layers or 16 layers or 32 layers and for each of these layers, you have to have the required Gerber file for electrical, solder mask, legend print, and various other issues like ground vias and so on.

(Refer Slide Time: 34:00)



**Gerber Files: Electrical Layers**


These Gerber files are processed to create each electrical layer (internal and external) that will ultimately be finished in copper on the pcb.

The slide features a large, detailed black and white image of a Gerber file visualization, showing a complex network of traces and pads. The presenter, a man in a light-colored shirt, is visible in the bottom right corner. The slide content is enclosed in a black border.



Mask fabrication or photo tool making is a key area in defining the reliability of your system. Very briefly we have seen subtractive process in the manufacturing, where etching is the key process, how well you define or remove copper, then we talked about plating as a major step in adding copper to for example, creating a micro via layer using electroless plating followed by electroplating and then you have a semi additive process.

(Refer Slide Time: 34:47)



This is the process flow chart of a double-sided manufacture, starting from the design to the emphasis on electroless plating followed by electroplating, protecting the copper and so on. We have also seen how multi layer boards can be made using laminated multi layer structures, where you stack separately made layers, double sided and then stack them into a mono block in a multi layer press and then build the number of layers and finally, interconnect the top and bottom layer to get what is known as a conventional method of making multi layer boards.

(Refer Slide Time: 35:10)

**Multi Layer-Types**

**1. Laminated Multi layer Structures**

Made by stacking separately made layers and Pressing them into to a mono block in a press

Called Conventional MLBs

**2. High Density Multi layer Structures**

Made by sequentially adding layer by layer onto a core substrate

Then you have what is known as the HDI manufacturing process, where sequentially you add layer by layer onto a core substrate. The arrangement could be asymmetric, that means you could have two built-up layers on top one at the bottom and then typically it is done by building step by step various layers by the semi additive process or a fully additive process where high density designs can be incorporated.

(Refer Slide Time: 35:58)

**Interconnect Hole Formation**

Laser drilling & SBU

Plasma etch and microvia

Photovia formation

inner layer non-reinforced pattern resin dielectric copper overhang

create window by etching copper silt-down to remove overhang

plasma etching of dielectric final pattern formation after plating

coat PID layer photo-pattern PID layer seed layer Cu


laminate RCC UV-YAG laser ablation pattern-plating Cu etch tracks and pads

Figure Source: Dr Gerard Edwards, University of Bolton, UK

The methods of formation of via become very critical in building your HDI board. We have seen different methods, more easy is the photo via formation by photolithography,


and then comes the laser drilling methodology which is now being practiced by many industries which has become affordable compared to ten years ago. Then you have the plasma etch to create a micro via process. To me, the most common and cost effective today is laser drilling. There are limitations with photo via process, in terms of the micro via sizes that could be generated, essentially because of the light source intensity, then the type of photoresist material that is now available for such a process.

(Refer Slide Time: 37:00)



Today you have equipments available in the market to drill a micro via without a mask directly on to a substrate photoresist. This is the summary of a sequential build up process where you can see quickly at a glance, how you can coat a dielectric of your choice on to an already existing board and then build microvias structures which can be used to interconnect to your earlier build up layer. Then, you can do metallization of the individual microvias. This is a parallel process, so, the volumes in manufacturing yield could be very high and then you can build additional layers of the top or at the bottom to increase the number of layers.

(Refer Slide Time: 37:38)



Having seen the PCB technology, we also saw what is a flex circuit. Flex circuit volumes definitely are larger, but the concentration of this segment is limited to certain areas precision areas like medical electronics, aero space, engine controls, and cameras which is highly in the handheld equipment segment. We have covered some of the important areas in flex circuits - the design, requirement for flex circuits, the fabrication sequences and methodologies for flex circuits, and some issues like what should be the bend radii for a multilayer flex or single sided flex and so on. Later, we have moved into the surface mount device technology or surface mount assembly technology.

(Refer Slide Time: 38:47)

### SMT - The Manufacturing Steps


1. Attachment media dispensing
2. Component placement
3. Attachment media curing
4. Soldering- attachment, joining
5. Cleaning the joints
6. Testing

NPTEL

The summary from SMT processes is that you are going to attach components to the system level Printed Wiring Board that you have built and there could be a situation where we are going to look at various component types - it could be a through-hole component, a surface mount device, or it could be an advanced package like a BGA, CSP, or a QFN and so on.

What are methods to assemble them? Typically and very generally you have to dispense a media material that will hold your component in place. So, component placement comes next, typically using a pick and place equipment. Then the media is soft cured or fully cured depending upon the assembly process or the soldering process that follow, and then comes the important step that is the soldering or the attachment or joining of the components using solder material.

(Refer Slide Time: 39:51)



Then, cleaning of the joints and then testing. Wave soldering is a technology where you are going to add solder from a molten bath, which contains solder material. Various solder materials, tin lead typically all that usage of a tin lead is diminishing as you know. Here, the summary is, adhesive application, pick and place the component, cure the adhesive which holds the component and then use of flux and then wave solder. In the reflow soldering process, application of solder paste is the first step, either by screen printing syringe or stencil printing, then follows the pick and place methodology of the component ,tacky cure to hold the component using the adhesive that is there in the

solder paste, reflow soldering by either infrared reflow, thermal convection, hot air vapor phase reflow, and followed by clean and test.

(Refer Slide Time: 41:05)

**SMT Failures Library- Tomb stoning and Skewing**

- Also called Manhattan effect, can be observed during reflow process where the chip components are lifted and stand on one end terminal.
- A variation of this is skewing.
- Caused by unequal soldering conditions on the two solder joints, either due to different melting temperatures and times, or due to volume of solder paste dispensed. Reflow in nitrogen atmosphere has seen an increase in this phenomenon.
- Ensure that the pad layout is correct and check the thermal profile during reflow soldering. Check the dispensed volume of solder paste on the pads.
- $T_4 > T_1 + T_2 + T_3$  (force)

Figures courtesy: www.smt.cn

HPTEL


The slide features two images: the top one shows a component with one terminal lifted, and the bottom one shows a component tilted. A blue arrow points to the top image. A presenter is visible in the bottom right corner of the slide frame.

We have spent a lot of time on the various issues that the soldering process could be phased - in terms of the individual processes like pick and place or the application of the solder paste, whether it is by stencil syringe dispensing and so on. We listed the kind of failures that one can expect. I am trying to highlight or recap some two or three important failures that could be observed during SMT assembly; the first one is the tomb stoning or the skewing. We have seen an exhaustive list of the failures library in that particular module.

This is basically to highlight the light-weight of the components like your chip components that can have problems during reflow soldering, especially because the temperatures could be unequal at the different sides that you are seeing here in this picture of the chip component or the material not being pure in terms of the components and then the volume of the material that you have dispensed also could be unequal. The other important issue is the atmosphere in which the reflow soldering process has taken place either in air or in nitrogen atmosphere.



(Refer Slide Time: 42:27)



**SMT Failures Library-  
BGA joint failure due to delamination or popcorning effect**

- This is an X-ray picture of a soldered BGA device.
- Some areas are soldered well, some (centre) are poorly soldered, some are shorted too.
- Causes could be insufficient solder paste dispensing for all the BGA pads.
- If additional solder paste is not used, then the defect could be due to BGA popcorning effect (delamination) caused by trapped moisture in BGA outgassing during reflow process.
- Check solder paste material, A ball material, remove moisture, baking, or setting your thermal profile for more pre-heating time.


Images courtesy: www.smt.cn

NIPTTEL

Because BGA is being used in a large numbers today, failures are bound to happen during assembly of BGAs. So, look for failures especially the popcorning effect or the delamination and also because the dies attachment of the BGA, the solder ball attachment cannot be viewed by the normal microscopes, you have to use X-Ray micrograph and see whether there is a die crack or a popcorning effect or simply important issues like unequal solder paste dispensing, creating in for example, the areas that you see here in the middle where you are not sure whether it is a wet joint or a reliability joint because of low solder paste volume that has been dispensed. Inspection of BGA during assembly becomes very important; look for these defects and qualify your BGA attachment process.



(Refer Slide Time: 43:44)



The soldering process is complex; we have seen the issues like temperature profile setting which is a major task, when you setup a reflow equipment for a particular batch of BGA assembly or surface mount assembly. So, you might use a different substrate for different batches. Look at the TG of the substrate. Look at the solder paste melting point and then set your thermal profile accordingly. Also, have an idea about what temperature you are going to work with. There are various zones as we have seen pre heat, soaking, reflow, and so on. Involve yourself for a large amount of time in setting the thermal profile correctly by doing a number of trial and error runs and then if it is a large volume manufacturing you have to maintain these standards and also the same setup materials for the entire product.

(Refer Slide Time: 44:46)

**Best Alternatives for Lead**

96.5% Tin; 3.0% Silver and 0.5% Copper adopted by Japanese  
95.5% Tin; 3.9% Silver and 0.6% Copper adopted by NEMI

SAC 305 alloy      SAC 405 alloy

- Silver provides mechanical strength; improves resistance to fatigue from thermal cycles.
- Copper lowers the melting point, improves resistance to thermal cycle fatigue and improves wetting properties of solder
- Bismuth lowers the melting point and improves wettability
- Indium lowers the melting point and improves ductility
- Zinc lowers the melting point and is low-cost. But is susceptible to corrosion.
- Antimony is added to increase strength.

PIPTEL

The slide features a presenter in a light-colored shirt in the bottom right corner, looking at a laptop. The slide content is enclosed in a black border. Two blue circles highlight the text 'SAC 305 alloy' and 'SAC 405 alloy'.

The alternatives for lead is very important; because lead is being phased out we are looking at lead-free electronics, tin is a problem because of viscous and therefore, alternatives for lead could be simply SAC 305 alloy, or SAC 405 alloy. Typically large percentage of tin is used with a small percentage of a silver and copper. The reason for adding silver we have seen, it provides a better mechanical strength, improves resistance to fatigue from thermal cycles, copper lowers the melting point, improves the resistance to thermal cycle fatigue, and improves the wetting properties. There are other materials also available.

(Refer Slide Time: 45:37)

**GREEN ELECTRONICS**  
WHAT IS THE ISSUE AS FAR AS ELECTRONICS PACKAGING IS CONCERNED?  
SOME BASICS TO UNDERSTAND!  
Firstly, let us understand the life cycle of an electronic product:

- Electrical, mechanical and chemical design
- Raw materials, production of IC and passive components, organic board fabrication, involving a variety of chemicals
- Assembly of components using a variety of harmful materials such as Lead.
- Assembly of the resulting electronic boards into end products such as cellular phones, laptops or camcorders etc.
- Transportation of these products to the customers
- Usage and consumption of products
- Disposal and recycling

Courtesy: "Fundamentals of Microelectronics"

Major problem in the electronic industry today is green electronics. As designers and as fabricators, you have to get involved in contributing a bit to the green environment. Whether it is design or supply of components and raw materials, IC packaging, IC assembly board fabrication and so on.

(Refer Slide Time: 46:17)

Through-hole resistors and capacitors

Surface mount devices (SMD)

active

Embedded concept

Capacitor Resistor Via to in conn

Source: Wikimedia Commons


We have to look at the right usage of materials. Then the other development in packaging systems packaging, which I have highlighted towards the end of this course is the concept of embedded passives. We have seen what through-hole resistors are and

then what these capacitors are then we also seen what a surface mount device could mean in a re-engineering a product.

Surface mount device and through-hole component have different assembly technologies that needs to be considered in your design. Therefore, if you are using a hybrid mixture of through-hole and surface mount devices, look at your assembly process very carefully so that your board is not subjected to thermal shock unreasonably, because you are going to end up with reliability issues from the board side as well as the component side.

Now, to overcome these kind of issues, the embedded passives came in a big way and we have spent some time on looking at the fundamentals of embedded resistors, embedded capacitors, the basic equations that govern resistors, resistivity, heat resistivity, and the basic equation governing capacitances. If you look at this illustration here, what you are basically seeing is active devices on an organic substrate and then the inner layers are used for resistors and capacitors and then you have the microvias being used to typically connect various layers of a multilayer organic substrate.

(Refer Slide Time: 48:12)



The electrical and thermal issues have been covered in this core **sub** packaging. What are the electrical issues that have been reviewed? We have looked at basic interconnections, copper interconnections in a Printed Wiring Board. We are not discussing interconnections at the chip level, the VLSI issues; we are looking at copper interconnections between components, between various devices on a system level

Printed Wiring Board. What are the issues considering the line width or the copper width that is being use for various segments; it could be a ground line, a signal line, a power supply line, therefore, what are the considerations as a designer you have to take care of the interconnections at design stage.

Once your schematic is ready, you are going to spend a lot of time on understanding or simulating the parasitic effects that could be there on your system level Printed Wiring Board like R, C and L and then the effect of temperature on the system, the current flow, conductor width assessment for a ground plane, a signal line, and so on. How do you calculate them? What are the basics for calculating, we have seen, and issues in high frequency and fast switching systems, high speed digital circuit design briefly.

Thermal issues, the basic key transfer concepts that is required for a very general understanding of any product. How is heat dissipated from the die to the external environment ambient, modes of heat transfer, conduction, convection, and radiation cooling techniques, concept of thermal resistance in a circuit, failure modes expected in an electronic equipment and heat sinking methods, whether it is a passive or a active methodology.

(Refer Slide Time: 50:29)

**Materials and Process Issues in Packaging**

- **Materials Issues**
  - Integrated Circuit Packaging
    - IC Packages *plastic ceramic*
  - IC Assembly
  - System-level packaging
    - Boards
    - Board Assembly
    - Interconnections
- **Properties**
  - Electrical ✓
  - Thermal ✓
  - Mechanical ✓
  - Chemical ✓
- **Processes**
  - Thick-film ✓
  - Thin-film ✓
  - PWB ✓


We have seen briefly, materials and process issues in packaging like the choice of materials in various segments starting from the IC packaging or the materials used in the IC package itself, whether it is a plastic package or a ceramic package, a host of

materials that are being practiced today and what are the end properties of these packages. **Various materials used in I C assembly.**

Then we talked about system level packaging that is the boards, board substrate. We talked about the interconnections using solder material, board assembly using lead-free material, and so on, properties of prime importance to a designer. What you should consider should be electrical issues, thermal issues, mechanical and chemical all are very important for a designer. Processes - thick film, thin film and PWB technologies need to be understood, if you want to consider different choices for different application areas. A very cost effective one would be your Printed Wiring Board, but if you are going to build systems, where cost is not of the prime concern, then you can look at alternatives like a thick film or a thin film process.

Thick film would be using some kind of a hybrid circuitry where you are going to embed conductors, resistors, capacitors, and so on; then co-fire them at different temperatures like LTCC process or a HTCC process.

(Refer Slide Time: 52:26)



Finally, having seen all these topics, the time has come to ask this question - is packaging an academic subject? What are the levels at which packaging should be taught as an academic subject? Earlier it was believed that packaging is a component that is required to be learnt by the engineer in the industry and industry engineers were being trained in various aspects of packaging and that took a lot of time; but today it has been

realized that packaging needs to be taught to engineers at a very early stage, typically at the undergraduate level and that is one of the reasons why this course is being aimed for the undergraduate students in the in the country. Therefore, we are looking at universities to adopt electronic systems packaging for undergraduate students midway during their course; so that they can think about a career in electronic systems packaging. It could be electrical, thermal; it could be basic electrical design issues or manufacturing issues and so on once they finish their graduation.

The frequently asked questions are the questions that you might want to ask at this stage is - Is packaging an academic subject? Yes, the way the trend is, the way the requirement even at the university level where students design very complex systems; you are required to look at packaging and need to understand the various components in all the three levels of packaging. The benefits from this course - what is expected are that the undergraduate students as well as the graduate students would be sensitized to the various segments in this large multidisciplinary area of packaging. Once you get in to the industry, it will be very easy for you to adapt yourself to the industry in whatever field you are working with. The extension of this course could be either you can attend a workshop or a training specializing in certain specific topics in packaging and then once you enter the industry, you will definitely be involved in product design and there you can implement the packaging aspects very effectively.

The other question is - how do I get into specific topics in packaging after this introductory course? In the beginning, I have given you a lot of reference books that talk about system level packaging; there are lot of handbooks especially the system on package, handbooks that are being available in the libraries today. So, you can easily pickup your specific topic that you would need to and then explore the specific topic in detail.




(Refer Slide Time: 57:37)

Thanks to NPTEL for supporting this course.

- Thanks to the participants in this course
- Assignments are posted
- Glossary of packages is posted
- Other relevant reading material posted
- Queries on specific topics can be sent by email to instructor

G V Mahesh  
Faculty Member, DESE  
Indian Institute of Science  
Bangalore 560012

[gmahesh@dese.iisc.ernet.in](mailto:gmahesh@dese.iisc.ernet.in)



Finally, I would like to thank NPTEL, this national level course that supports education in a very large size, in terms of the number of people going through this web course. I would like to thank NPTEL for supporting this course for the undergraduate students and graduate students. I would like to thank the participants in this course who have gone through these entire lecture modules and gone through the various quizzes and the assignments and the questions that are given in this particular web course. So, for your benefit in this video course, you can go through various assignments that have been posted, specific to the various segments in this web course, and other relevant documents like glossary of packages, which is a very good companion of all the types of packages, the abbreviations and the acronyms are being listed. You can go through that.

Other relevant reading material like reference textbooks and so on are also listed which can be extended by you for increasing your understanding in this particular topic. If you have any enquiries on specific topics, it can be emailed to me at the email given here. I wish to thank all the participants once again and I would like to wish you all the best in your future endeavors. I hope you can apply packaging somewhere either in academics, research, or in the industry that you will be getting into. Thank you.