

**Phase-Locked Loops**  
**Dr. Saurabh Saxena**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Madras**

**Lecture – 5**  
**Input-Output Characteristics of Basic PLL Blocks**

(Refer Slide Time: 00:15)

The slide content includes:

- Circuit Diagram:** A phase detector (PD) block receives an input signal  $V_{in}$  and produces an error signal  $V_e$ . This error signal is filtered by a loop filter consisting of a resistor  $R$  and a capacitor  $C$  in parallel, resulting in a control voltage  $V_c$ . This voltage is fed into a Voltage-Controlled Oscillator (VCO) to produce the output signal  $V_{out}$ .
- Input and Output Signals:**

$$V_{in} = A_{in} \sin(\omega_{in}t + \phi_{in}(0))$$

$$V_{out} = A_{out} \cos(\omega_{out}t + \phi_{out}(0))$$
- Phase Detector Output:**

$$V_e = \frac{A_{in} A_{out}}{2} \left[ \sin(\omega_{in} + \omega_{out}t + \phi_{in}(0) + \phi_{out}(0)) + \sin(\omega_{in} - \omega_{out}t + \phi_{er}(0)) \right]$$
- In locked state of PLL:**  $\omega_{out} = \omega_{in} = \omega_0$ ,  $\frac{d\phi_{er}}{dt} = 0$
- Phase Error Signal in Lock:**

$$V_e(t) = \frac{A_{in} A_{out}}{2} \left[ \sin(2\omega_0 t + \phi_{er}) + \sin(\phi_{er}) \right]$$

$$\bar{V}_e = \frac{A_{in} A_{out}}{2} \cdot \sin(\phi_{er})$$
- Graph:** A plot of the average phase error signal  $\bar{V}_e$  versus the phase error  $\phi_{er}$ . The curve shows a sinusoidal relationship  $\bar{V}_e = \frac{A_{in} A_{out}}{2} \sin(\phi_{er})$ .

In this session, we are going to look at the PLL blocks which we used in our simple implementation of the PLL block diagram where we used a mixer to get the phase error, then we had a loop filter followed by the VCO. So, first part was the phase detector, and this is something which we have seen, we will go in a little bit more detail for this phase error detector.

So, this part is phase detector. Our input and output signals are sinusoidal, so I will just write it here.

$$V_{in} = A_{in} \sin(\omega_{in}t + \phi_{in}(0))$$

$$V_{out} = A_{out} \cos(\omega_{out}t + \phi_{out}(0))$$

So, from the previous exercise, we know that,

$$V_e = \frac{A_{in} A_{out}}{2} \left[ \sin((\omega_{in} + \omega_{out})t + \phi_{in}(0) + \phi_{out}(0)) + \sin((\omega_{in} - \omega_{out})t + \phi_{er}(0)) \right]$$

This is to begin with.

So, this is what we have as the error voltage for the phase error detector in the locked state of the PLL. When will we say that the PLL is locked or in steady state? When the output frequency is equal to the input frequency and when the phase error does not change, you have a constant phase error, if any. So, if that is the case, then,

In the locked state of PLL:  $\omega_{in} = \omega_{out} = \omega_0$ ,  $\frac{d\varphi_{er}}{dt} = 0$

The error voltage is given by,

$$V_e(t) = \frac{A_{in}A_{out}}{2} [\sin(2\omega_0 t + \varphi_{os1}) + \sin(\varphi_{er})]$$

So, you will have some steady state phase error, whether that is zero or not that is not something which is important for the locking of the PLL. What is important is whatever phase error you have, that should be constant in the locked state. So, in the locked state, you have the error voltage given by this.



Now, if the error voltage is like this, it is having a  $2\omega_0$  component and it has a fixed component. So, there are two portions, one is variable and the other which is not changing. If you have a filter at the output of the phase error detector, then the filter will pass on the DC component of the phase error. So, I will just plot here what all error voltage components you have. You have here, one is you have a DC component which is  $\sin(\varphi_{er})$  and the other component is at  $2\omega_0$ .

So, this is the frequency spectrum of the error voltage. So, for phase error detector, we define the average of the error voltage in steady state. The average of the error voltage in steady state is given by,

$$\bar{V}_e = \frac{A_{in}A_{out}}{2} \sin(\varphi_{er})$$

The average voltage for  $\sin(2\omega_0 t + \varphi_{os1})$  term will be equal to 0. So, the component which you are going to see here is  $\frac{A_{in}A_{out}}{2} \sin(\varphi_{er})$ . So, if you look at the operation of the phase error detector as we saw earlier, there are two components and the average voltage of the phase error detector output is  $\sin(\varphi_{er})$ .

(Refer Slide Time: 06:57)



As I said, in locked state, the phase error does not change. If the phase error does not change, the average error voltage is going to be fixed and this average error voltage as you see is having  $\sin(\phi_{er})$ . So, this is little interesting that the average error voltage at the output of the phase detector is not a linear function of the phase error. It is actually a non-linear function and that non-linear function is sin wave here, like this.

This is your phase error  $\pi$  and this is your phase error  $-\pi$ . The peak amplitude is going to be  $\frac{A_{in} A_{out}}{2}$  and the peak appears at phase error  $\pi/2$ . So, if I would like to define the gain of this phase error

detector ( $K_{PD}$ ). It is defined as the derivative of the average error voltage with respect to phase error.

$$K_{PD} = \frac{d\bar{V}_e}{d\varphi_{er}} = \frac{A_{in}A_{out}}{2} \cos(\varphi_{er})$$

Why is this important? It is important because in case your PLL is locked and you make any change, so, let me just pick up this case that my PLL is locked and I will use two cases. In one case, the PLL is locked to phase error of 0. So, if I lock to a phase error 0, at this particular point, if I make any change in the input phase of the PLL, that means that I am going to change some phase here at the input of the PLL, the gain by which my output is going to change, that gain is going to be close to the value which you have near phase error equal to 0.

So, what is the gain for phase error equal to 0?

$$K_{PD}|_{\varphi_{er}=0} = \frac{A_{in}A_{out}}{2} \times 1$$

If the phase error in the locked state happens to be  $\pi/4$  and I make any small change around that phase error of  $\pi/4$  in steady state, the gain of the phase error detector is different.

$$K_{PD}|_{\varphi_{er}=\pi/4} = \frac{A_{in}A_{out}}{2} \times \cos(\pi/4) = \frac{A_{in}A_{out}}{2} \times \frac{1}{\sqrt{2}}$$

So, if you think about it, in the same PLL in locked state, we can have different phase errors and in the locked state, if you make any change in the input phase errors, then what you will see is the gain by which your error voltage is going to change is going to be different.


So, it is not linear, that is why this happens. Whether this will have any consequence on the operation of the loop in steady state, this is something which we will see later. Now, for this particular phase error detector, we see how it operates. Another important part here is the case when you have frequency error. So, I will just deal with the case with frequency error.

(Refer Slide Time: 12:00)


PD with frequency error at input.  $\omega_{in} = \omega_s, \omega_{out} = \omega_s - \Delta\omega$

$$V_e = \frac{A_{in} A_{out}}{2} \left[ \sin(2\omega_s - \Delta\omega t) + \sin(\Delta\omega t) \right]$$

Loop Filter




$$LF(s) = \frac{V_c(s)}{V_c(s)} = \frac{1}{1 + sRC}$$

$$\omega_{-3dB} = \frac{1}{RC}$$


- $\Delta\omega_1 < \omega_{-3dB}$
- $\Delta\omega_2 > \omega_{-3dB}$

Phase Detector




$$V_{in} = A_{in} \sin(\omega_{in} t + \phi_{in})$$

$$V_{out} = A_{out} \cos(\omega_{out} t + \phi_{out})$$

$$V_e = \frac{A_{in} A_{out}}{2} \left[ \sin(\omega_{in} + \omega_{out} t + \phi_{in} + \phi_{out}) + \sin(\omega_{in} - \omega_{out} t + \phi_{in} - \phi_{out}) \right]$$

In locked state of PLL,  $\omega_{out} = \omega_{in} = \omega_s, \frac{d\phi_{err}}{dt} = 0$

$$V_e(t) = \frac{A_{in} A_{out}}{2} \left[ \sin(2\omega_s t + \phi_{in}) + \sin(\phi_{in}) \right]$$

$$\bar{V}_e = \frac{A_{in} A_{out}}{2} \sin(\phi_{in})$$


$K_{pd} \Big|_{\phi_{in} = 0} = \frac{A_{in} A_{out}}{2} \times 1$ 
 $K_{pd} \Big|_{\phi_{in} = \pi/4} = \frac{A_{in} A_{out}}{2} \cos(\pi/4) = \frac{A_{in} A_{out}}{2} \frac{1}{\sqrt{2}}$

PD with frequency error at input.  $\omega_{in} = \omega_0$ ,  $\omega_{out} = \omega_0 - \Delta\omega$

$V_e = \frac{A_{in} A_{out}}{2} \left[ \sin(2\omega_0 - \Delta\omega)t + \sin(\Delta\omega t) \right]$

**Loop Filter**

$V_e(s) \rightarrow [LF] \rightarrow V_c(s)$

$V_c \xrightarrow{R} V_e \xrightarrow{C}$

$|G(f)|$

$\omega_{c1} < \omega_{-3dB}$   
 $\omega_{c2} > \omega_{-3dB}$

PD with frequency error at the input:

So, let us say when you start your PLL, you have frequency error at the input. So, I will just write here that  $\omega_{in} = \omega_0$ , and  $\omega_{out} = \omega_0 - \Delta\omega$  so that our expressions simplify. So, in this case, the error voltage is given by,

$$V_e = \frac{A_{in} A_{out}}{2} \left[ \sin((2\omega_0 - \Delta\omega)t) + \sin(\Delta\omega t) \right]$$

So, even when you do not have phase error to begin with, you have only frequency error, we have seen earlier you get a component which is proportional to  $\Delta\omega$ . So, for small frequency errors  $\Delta\omega$ , the error voltage is going to be proportional to that frequency error. This is important when we are considering the loop filter. That is why I brought this up here that the output of the phase error detector does not have information only about the phase error, but it has information about the frequency error also.

So, when we consider the loop filter which we have seen earlier as a simple RC filter, you can have any kind of filter there, but to begin with, we used a simple RC filter. So, this is  $V_e(s)$  and  $V_c(s)$  in our case. The example which we took earlier was this R and C, this is our  $V_e$ , this is our  $V_c$ . The loop filter transfer function in this case is going to be,

$$LF(s) = \frac{V_c(s)}{V_e(s)} = \frac{1}{1 + sRC}$$

The bandwidth of this filter ( $\omega_{-3dB}$ ) in radians per second is given by,

$$\omega_{-3dB} = \frac{1}{RC}$$

So, for this particular loop filter, I will write this as  $|LF(\omega)|$  here and what we have is this filter transfer function and we can take this as -3 dB bandwidth.

Now, when we considered the phase error detector with only phase error with no frequency error, we had a constant term which is DC term. So, a loop filter with any bandwidth will be able to process that phase error information with no frequency error like the phase error in steady state or the phase offset. But if you have this frequency error  $\Delta\omega$ , it very much depends whether you are having this  $\Delta\omega$  component here or you are having the  $\Delta\omega$  component here.

We take two cases,  $\Delta\omega_1$  and  $\Delta\omega_2$ . In the first case,  $\Delta\omega_1 < \omega_{-3dB}$ . So, when you start your PLL, you have frequency error and if the frequency error is lesser than the bandwidth of the filter, the information about the frequency error is present in this variable,  $\sin(\Delta\omega t)$ . It is not going to be filtered by the loop filter and the output frequency of the VCO will change in the desired manner. In the other case, where  $\Delta\omega_2 > \omega_{-3dB}$ , even when you have the frequency error information in the error voltage, that is going to be filtered by the loop filter because that is coming beyond your filter bandwidth. So, if you are rejecting the frequency error information by the loop filter, the VCO will not be able to correct for that frequency error.

In both the cases, if the frequency error is small, most of the time your other frequency component which is  $2\omega_0 - \Delta\omega$  will lie much beyond the filter bandwidth, that will be rejected most of the time unless you choose a very wide filter where even the  $2\omega_0 - \Delta\omega$  component will come in, that is not a practical case. So, while you are choosing the filter bandwidth, it is very important to keep in mind what kind of frequency error you are targeting to compensate or trying to recover in the PLL. So, this is a very basic implementation and basic requirement of the loop filter.

(Refer Slide Time: 18:26)

**VCO**

$$\omega_{out} = \omega_{fr} + K_{VCO} V_c$$

$\omega_{fr}$ :  $\omega_{out} = \omega_{fr}$  when  $V_c = 0$

$$\phi_{out} = \int \omega_{out} dt = \int \omega_{fr} dt + K_{VCO} \int V_c dt$$

$$\phi_{out} = \omega_{fr} t + K_{VCO} \int V_c dt$$

$$\Delta \phi_{out} = \omega_{fr} t + K_{VCO} \int V_c dt - [\omega_{fr} t + K_{VCO} \int (V_c - \Delta V_c) dt]$$

$$\Delta \phi_{out} = K_{VCO} \int \Delta V_c dt \quad \checkmark \quad \text{In time domain}$$

$$\checkmark \quad \frac{\Delta \phi_{out}(s)}{\Delta V_c(s)} = \frac{K_{VCO}}{s} \quad \text{, VCO's transfer function.}$$

$$\frac{\phi_{out}(s)}{V_c(s)} = \frac{K_{VCO}}{s}$$

The next important block which we have been using is the voltage controlled oscillator. We need to know how this output frequency changes. So, here we have seen earlier that,

$$\omega_{out} = \omega_{fr} + K_{VCO} V_c$$

This is what we have seen earlier. Now, in this particular case, if you make any change in the control voltage, you are going to change  $\omega_{out}$ .  $\omega_{fr}$  is the free running frequency which you have as  $\omega_{out}$  when the control voltage is 0.

$$\omega_{out} = \omega_{fr}, \text{ when } V_c = 0$$

Here, we are considering that our control voltage is greater than 0.

$$\phi_{out} = \int \omega_{out} dt = \int \omega_{fr} dt + K_{VCO} \int V_c dt$$

$$\phi_{out} = \omega_{fr} t + K_{VCO} \int V_c dt$$

So, what you see here is that you have an integral with respect to control voltage.

Now, given this relationship where  $\omega_{fr}$  is always there, most of the time we are interested in the change in output phase with respect to the change in the control voltage as given by,



$$\Delta\varphi_{out} = \omega_{fr} t + K_{VCO} \int V_c dt - \left[ \omega_{fr} t + K_{VCO} \int (V_c - \Delta V_c) dt \right]$$

So, the change in the output phase with respect to the change in the control voltage is given by,

$$\Delta\varphi_{out} = K_{VCO} \int \Delta V_c dt, \quad \text{In time domain}$$

Why are we interested in this? Because in locked state, if you make any change in the phase error by changing either the input phase or output phase, that is going to change the error voltage which will change the control voltage. So, we would like to see how we change the output phase and the relationship is shown here. Now, an interesting part is the expression which you are seeing is in time domain. If we convert this expression into frequency domain, what is it going to be?

$$\frac{\Delta\varphi_{out}(s)}{\Delta V_c(s)} = \frac{K_{VCO}}{s}$$

This is an integrator. This is the transfer function of the VCO. So, interestingly, if you look at it, for the phase error, we found the time domain waveforms and most of the time we use  $K_{PD}$  which is proportional to the phase error, a constant gain, most of the time that is what we are going to use, that gain may vary depending on the phase error which you have in the locked state. With respect to the loop filter, we have a fixed voltage transfer function and with respect to the VCO, our transfer function is from the control voltage to the output phase.

So, quite often what we do is that we become lazy in writing  $\Delta$  all the time. So, we say,

$$\frac{\varphi_{out}(s)}{V_c(s)} = \frac{K_{VCO}}{s}$$

This is the transfer function of the VCO. Well, it may or may not be necessary that these things are mentioned explicitly, but when we are writing the transfer functions for the PLL block where you see all kinds of non-linearities, you have a mixer, you have a voltage to frequency change and so on, most of the time we are interested only in small changes in the PLL block while writing the transfer functions of the PLL.

So, let me just write it down that in actual PLL, you have PD, you have loop filter and you have VCO. When I represent all these blocks by their respective gains, what I am interested in is for the small changes in the input and the output. So, absolute terms are  $\varphi_{in}$ ,  $\varphi_{out}$ ,  $V_e$ ,  $V_c$ . When I define

the gain of different blocks, the interesting thing to me is when I change my input phase by  $\Delta\varphi_{in}$ , it is going to change the error voltage by  $\Delta V_e$  which will change the control voltage by  $\Delta V_c$  which will change the output phase by  $\Delta\varphi_{out}$ .

So, these are all the small changes in steady state error, phase and frequency variables and the voltages. So, when we write the gain of all these blocks, what we are analyzing actually is, we have phase detector, loop filter and VCO, and the interesting parts to us are  $\Delta\varphi_{in}$ ,  $\Delta V_e$ ,  $\Delta V_c$ , and  $\Delta\varphi_{out}$ . For a small change in the phase error, we have seen for the phase error detector what kind of gain do we have,  $K_{PD}$ . So, this is operating on the phase error.

So, the small signal block diagram or you can say the analysis block diagram for the PLL, you have phase error which comes at the output of the PD. So, I have  $\Delta\varphi_{in}$ , and  $\Delta\varphi_{out}$  to be coming from the feedback, this is positive, this is negative. This is  $\Delta\varphi_{er}$  and this error gets multiplied by the gain  $K_{PD}$ . It gives you error voltage  $\Delta V_e$  which gets multiplied by the loop filter transfer function. By the way, the loop filter is passive here with R and C, it does not change whether the input is small or large. You have  $\Delta V_c$  here and then you have VCO whose transfer function we found is  $\frac{K_{VCO}}{s}$ .

So, this is the block diagram, or you can say the small signal diagram which we are going to use in our analysis for small changes in the input and output. And because we have to draw this diagram time and again, what are we going to do? We are going to drop this  $\Delta$  everywhere and we say, we are having  $\varphi_{in}$ ,  $\varphi_{er}$ , and so on. So, actually, we have,

$$\frac{\Delta V_e}{\Delta\varphi_{er}} = K_{PD}$$

But, mostly we will write,

$$\frac{V_e}{\varphi_{er}} = K_{PD}$$

This is just to drop the  $\Delta$  from our analysis, but we are dealing with small changes only. Thank you.