

**Introduction to Semiconductor Devices**  
**Dr Naresh Kumar Emani**  
**Department of Electrical Engineering**  
**Indian Institute of Technology – Hyderabad**

**Lecture – 7.5**  
**Threshold Voltage in a MOSCAP**

This document is intended to accompany the lecture videos of the course “Introduction to Semiconductor Devices” offered by Dr. Naresh Emani on the NPTEL platform. It has been our effort to remove ambiguities and make the document readable. However, there may be some inadvertent errors. The reader is advised to refer to the original lecture video if he/she needs any clarification.

**(Refer Slide Time: 00:13)**

The slide shows two energy band diagrams. The top diagram for an NMOS device (p-type substrate) has regions labeled ACC, DEPL, and INV. The Fermi level is at  $0$  and the conduction band edge is at  $2\phi_F$ . The potential difference is  $\phi_s = \frac{kT}{q} \ln\left(\frac{N_a}{n_i}\right)$ . The bottom diagram for a PMOS device (n-type substrate) has regions labeled INV, DEPL, and ACC. The Fermi level is at  $2\phi_F$  and the conduction band edge is at  $0$ . The potential difference is  $\phi_s = -\frac{kT}{q} \ln\left(\frac{N_d}{n_i}\right)$ . A table compares Ideal NMOS and Ideal PMOS. Handwritten notes include  $V_T = \frac{-Q_{ox}}{C_{ox}} + 2\phi_F$ ,  $\phi_F = +ve$  for NMOS and  $-ve$  for PMOS, and  $N_T$  is  $-ve$  for NMOS and  $+ve$  for PMOS.

Ideal NMOS	Ideal PMOS
$Q_d$ is $-ve$ (exposed acceptors)	$Q_d$ is $+ve$ (exposed donors)
$\phi_s$ is $+ve$	$\phi_s$ is $-ve$
$V_T$ is $+ve$	$V_T$ is $-ve$

Let us get started where we left off. So, we want to define threshold voltage and this is a very important thing, because this is what you will use in the problems and in the MOSFET also threshold voltage plays a very, very important role. So, what is threshold voltage? So, we have defined, what is threshold? We said that threshold is that voltage at which surface inversion charge is equal to the bulk doping.

So, we will consider NMOS device and PMOS devices. In NMOS device, we said if the doping density was let us say  $N_a$ . NMOS device means it is a p type substrate. Correct?

$$\phi_F = \frac{kT}{q} \ln\left(\frac{N_a}{n_i}\right) \quad \dots \text{NMOS device}$$

$$\phi_F = -\frac{kT}{q} \ln\left(\frac{N_d}{n_i}\right) \quad \dots \text{PMOS device}$$

So, just an axis of surface potential. Whenever, your surface potential was less than 0, it was accumulation for NMOS device, because that will accumulate holes in the interface and between 0 to  $2\phi_F$ , It was called depletion. We are pushing away the holes but once we cross  $2\phi_F$ , it is inversion because we are creating electrons at the interface. So, this was NMOS device which you have seen in detail. The exact opposite thing happens with PMOS device.

Whenever your surface potential is greater than 0, it is accumulation. Why? Because it is an n type substrate, we apply a positive voltage, positive surface potential, you will accumulate holes. So, that is why it is accumulation and once you go surface potential goes from 0 to  $2\phi_F$ , it is depletion and if you increase beyond  $2\phi_F$ , call it inversion. So, for example if I take my  $N_d$  to be  $10^{15}$ ,  $\phi_F$  is going to be 5 times 66.3 volts.

So, if your surface potential is greater than  $-0.6$ , that means  $-0.7$ ,  $-0.8$  and so on, it will be inversion. So, this is a simple way of remembering this and we have also defined what is threshold voltage.

$$V_T = -\frac{Q_d}{C_{ox}} + 2\phi_F$$

$$Q_d = qN_aW$$

We will calculate that. One important point, I want you to note is in our definition of  $V_T$  here. This is the definition of  $V_T$ .

Ideal NMOS:

$Q_d$  is -ve (exposed acceptors),  $\phi_s$  is +ve,  $V_T$  is +ve

Ideal PMOS:

$Q_d$  is +ve (exposed donors),  $\phi_s$  is -ve,  $V_T$  is -ve

So, I want you to note this complementarity. It is very important for us later on. In CMOS, this is very, very essential. This complementarity into voltages so, fine. Let us try to solve some problems.

**(Refer Slide Time: 05:19)**

Example problem

- Surface potential?  $\phi_s = 0.3V$
- Applied gate voltage?  $V_g = 0.6V$
- Depletion width?

$\phi_s = E_i(\text{bulk}) - E_i(\text{surface})$   
 Use  $E_F$  as reference  
 $= 0.3 - 0 = 0.3V$   
 $\phi_F = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right) = 0.3$   
 $N_A \sim 1 \times 10^{15} \text{ cm}^{-3}$

$W = \sqrt{\frac{2\epsilon_{Si}}{qN_A} \phi_s}$   
 $= \sqrt{\frac{2 \times 11.7 \times 8.85 \times 10^{-14} \text{ F/cm} \times 0.3}{1.6 \times 10^{-19} \text{ C} \times 10^{15} \text{ cm}^{-3}}}$   
 $\sim$

IIIT Hyderabad 10

Let us look at this band diagram. And let us calculate what is its surface potential, applied gate voltage, depletion width?

$$\phi_s = E_{i(\text{bulk})} - E_{i(\text{surface})} = 0.3 - 0 = 0.3 V$$

Do it for inversion also; do it for accumulation by yourself. What is the applied gate voltage when you look at this particular band diagram?

Well, the gate voltage is simply the displacement of  $E_F$  in the semiconductor and with respect to the semiconductor, what is the displacement of  $E_F$  in the metal? So, metal work function has been pulled on here and this is  $E_F$  in the semiconductor, the distance is 0.6. So, the applied gate voltage  $V_G$  must be 0.6 volts; just show the band diagram we assumed. What is the depletion width?

Well, this could be tricky. How do you calculate the depletion width? Well, we know the depletion width formula.

$$\phi_F = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right) = 0.3$$

$$N_A = 10^{15} \text{ cm}^{-3}$$

$$W = \sqrt{\frac{2\epsilon_{Si}}{qN_A} \phi_s} = \sqrt{\frac{2 * 11.7 * 8.85 * 10^{-14} * 0.3}{1.6 * 10^{-19} * 10^{15}}}$$

(Refer Slide Time: 09:29)

**Example problem**

A MOS-C is maintained at  $T=300K$ , with  $t_{ox}=0.1\ \mu m$ , and acceptor doping of  $N_A=10^{15}\ cm^{-3}$ . Compute:

- What is the gate oxide capacitance?
- $\phi_F$  in volts
- W when  $\psi_s = \phi_F$
- Electric field at the interface when  $\psi_s = \phi_F$

Handwritten calculations on the slide:

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.9 \times 8.85 \times 10^{-14}}{0.1 \times 10^{-4}} = 32.36 \times 10^{-9} \frac{F}{cm^2} \approx 32.36 \frac{nF}{cm^2}$$

$$\phi_F = kT \ln\left(\frac{N_A}{n_i}\right) = 60 \text{ mV} \times 5 = 0.3 \text{ V}$$

$$W = \sqrt{\frac{2\epsilon_{si}}{qN_A} \phi_F} \approx 10^{-4} \text{ cm}$$

$$E = \frac{qN_A W}{\epsilon_{si}} \approx 10^4 \text{ V/cm}$$

EE @ IIT Hyderabad 11

Another problem a MOS capacitor is maintained at  $T = 300\text{ K}$ ,  $t_{ox}=0.1\ \mu\text{m}$  and acceptor doping is  $10^{15}\ \text{cm}^{-3}$ . Compute the gate oxide capacitance. What is the gate oxide capacitance?  $\phi_F$  in volts?  $W$  when  $\psi_s = \phi_F$ ? Electric field at the interface when  $\psi_s = \phi_F$ ?

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.9 \times 8.85 \times 10^{-14}}{0.1 \times 10^{-4}} = 36 \frac{nF}{cm^2}$$

$$\phi_F = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right) = 60 \text{ mV} \times 5 = 0.3 \text{ V}$$

$$W = \sqrt{\frac{2\epsilon_{si}}{qN_A} \phi_F}$$

$$E = \frac{qN_A W}{\epsilon_{si}} = 10^4 \text{ V/cm}$$

So, please make sure that you do that. So, this is how you solve a few problems. So, I know, I have spent a lot of time explaining the concepts this week. But those are essential to understand MOSFET in depth.

You might be wondering why do you want to have so much deep understanding. Well, the reason is right now, we are in 7 nanometre technology. And we are actually going even smaller than that. The technology is evolving very fast. And our syllabus also has to evolve like that.

We should not be happy solving you know formula based questions. We need to develop a deeper insight. So, that we understand the state of that.

So, that is why we are introducing a lot of concepts into this curriculum. So, I wish you good luck, please take your time, review all this videos. I will also quickly record another video wherein I will show you Nanohub. How to use Nanohub? How to analyse some of this MOS capacitance? So, it will be interesting, I am sure just take your time, try it out. We will give a couple of assignment problems based on running the Nanohub tool.

So, once you do that, you will be all set. In the next week, we will discuss more about capacitances what happens you know, some of the effects will be discussed. So, I will meet you there. Thank you so much. Bye.