


Power Management Integrated Circuits
Dr. Qadeer Ahmad Khan
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture- 19
Dominant Pole Compensation at No-Load

In previous lecture we looked at how we find the value of your compensation cap for Dominant Pole Compensation. We continue with that and we will just consider one more example.

Let's assume your $C_{out}=10\text{ pF}$ and $I_{load} = 0$. $I_{load} = 0$ means $R_{load} = \infty$. The circuit diagram is shown in below figure.



I am just assuming feedback factor(β) is 0.5 and choosing feedback resistors as 50 k Ω each. If I want 1.5 V output voltage then V_{ref} should be 0.75 V.

So, one thing you need to remember if you change the load then it will change your output resistance and your output pole will get affected. So, $C_{out}=10\text{ pF}$ and $R_{out}=100\text{ k}\Omega$, so we will get ω_{p3} at 1 Mrad/sec.

To supply maximum current of 10 mA by this pass element, we got the ratio $\frac{W}{L} = 40,000$. At no load $I_D = 15\text{ }\mu\text{A}$ and at this current the overdrive voltage is 3.8 mV as shown in below figure.

$\omega_{p2} = 300k \text{ rad/sec}$
 $\omega_{p3} = \frac{1}{10k(10pF)} = 1 \text{ Mrad/sec}$
 $I_{D3} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$
 $(50\mu A) = \frac{1}{2} (50\mu A) (400mV)^2$
 $\frac{30}{50 \times 10000} = (V_{GS} - V_{th})^2 \Rightarrow V_{GS} - V_{th} = \sqrt{\frac{30}{50 \times 10000}} = 3.87 \text{ mV}$

NPTEL

EE5325 Power Management

So, $g_{m3} = \frac{2I_D}{V_{ov}} = \frac{2 \times 15\mu}{3.87m} = 7.7 \text{ mS}$

Student: Sir, while calculating ω_{p3} we forgot to consider the output resistance of MOSFET in R_{out} .

Ok. Since pass element is a minimum channel length device, so if I consider channel length modulation (λ) is approximately 1, then $r_{o3} = \frac{1}{\lambda I_D} = \frac{1}{15\mu} = 66.67 \text{ k}\Omega$. After considering this we will get $R_{out} = 40 \text{ k}\Omega$. So, $C_{out} = 10 \text{ pF}$ and $R_{out} = 40 \text{ k}\Omega$ gives ω_{p3} as 2.5 Mrad/sec .

$g_m = 7.7 \text{ mS}$
 $r_{o3} = \frac{1}{\lambda I_D} = \frac{1}{15\mu} = 66.67 \text{ k}\Omega$
 $R_{out} = 10k \parallel 66.67 \text{ k}\Omega = 40 \text{ k}\Omega$
 $A_3 = g_{m3} \times R_{out} = 40 \times 7.7 = 308$
 $A_2 = g_{m1} \times R_{o2} = 50\mu \times 500 \text{ k}\Omega = 25$



NPTEL

A_2 = gain of your first stage (Dc gain of op-amp)

A_3 = gain of your second stage


So, first stage gain is low and output stage gain is higher because pass element g_m is very large and R_{out} is also very large. And if you calculate the same output stage gain at 10 mA you will see that it will drop actually.

So, overall gain is $25 \times 308 = 7700 = 77 \text{ dB}$

$$\begin{aligned}
 g_m &= 7.7 \text{ mV/V} \\
 r_{o3} &= \frac{1}{\lambda I_D} = \frac{1}{15 \mu} = 66.67 \text{ k} \\
 R_{out} &= 100 \text{ k} \parallel 66.67 \text{ k} = 40 \text{ k} \Omega \\
 A_3 &= g_{m3} \times R_{out} = 40 \times 7.7 = 308 \\
 A_2 &= g_{m1} \times R_{o2} = 50 \mu \times 500 \text{ k} \\
 &= 25 \\
 A_0 &= 7700 = 77 \text{ dB} \\
 \beta A_0 &= \frac{7700}{2} \approx 3850
 \end{aligned}$$



And If you consider the feedback factor(β) then it will further drop by 6 dB. So, loop gain ($A\beta$) is $7700 \times 0.5 = 3850$ which is close to 70 dB.

The bode plot for loop gain is shown in below figure.



Note that exact ω_{ugb} we will get as 44.5 Mrad/sec. And the phase at ω_{ugb} is almost 180° because both poles will have a 90° phase contribution at ω_{ugb} . So, phase margin is 0° which implies that system is unstable.


If I want to compensate it, shall I add the capacitor at output or at ω_{p2} ?

Student: At ω_{p2} because to compensate at ω_{p3} we will require a very large cap.

Yeah, when you compensate at the output, your worst case will be the maximum load because at the maximum load your R_{out} will be very low. So, you require a very large cap to make it dominate. But if you put the cap at ω_{p2} , then your worst case is the light load because at the light load your output pole will be at lower frequency.




So, if your dominant pole is at ω_{p2} , then as you increase the load your second pole will be pushing at higher frequency and it will further improve your phase margin. So, if you compensate at a light load by putting the compensation cap at ω_{p2} , then for higher load it will be automatically compensated because your second pole will be moving at higher frequency. And that is what you want. You want to move your non-dominant pole outside your ω_{ugb} .

So, I want to push this ω_{p3} outside your ω_{ugb} , which means ω_{p2} has to be reduced. And to get 60° phase margin your non-dominant pole should be roughly 1.7 times of your ω_{ugb} .



DC loop gain ($A\beta$) is 70 dB which is roughly 3500.

So, ω_{p2} after compensation is at 400 rad/sec. To place ω_{p2} at 400 rad/sec the compensating cap (C_C) required is 5 nF and the calculations is shown in below figure.


$$\begin{aligned}\omega_L (\text{compensated}) &= \frac{1.44 \text{ M}}{\beta A_{OL}} = 400 \text{ rad/sec} \\ \omega_{p2} &= \frac{1}{R_{O2}(C_{O2} + C_C)} = 400 \text{ rad/sec} \\ C_{O2} + C_C &= \frac{1}{500 \text{ K} \times 400} = \frac{1}{2 \times 10^8} = \frac{10^{-9}}{2} = 5 \text{ nF} \\ C_C &= 5 \text{ nF}\end{aligned}$$


This 5 nF is again a very large cap and it is almost impossible to put on-chip. You can put, but then all the area will be occupied by your capacitor compared to your circuit areas ok, 90% area will be taken by your capacitor which is not preferable.

Which means if you want to do the dominant pole compensation, you will again require very large cap, whether you put it at the second stage or at first stage. Obviously, at the second stage it will require even larger which is only possible with the external cap like order of microfarad. 5 nF is possible to put on-chip, but again it will take a lot of area. So, practically it is not feasible, and we never put order of nanofarad of cap on-chip until unless you are only designing the regulator chip. But most of these regulators are part of a bigger system, and you do not want to bloat the area just by increasing the size of your regulator.

So, 5 nF is quite large to implement on-chip. So, we look for alternate way of reducing the cap size. So, we require miller compensation.