

Digital IC Design
Prof. Janakiraman Viraraghavan
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture – 47
Pseudo NMOS Logic

Carrying this logic further, we can ask a more interesting question, what if I removed the entire PMOS stack, what if I just remove that entire PMOS stack, what will happen? Clearly, now no input is going to be connected to my PMOS transistor, and therefore, the capacitance is dropped not by half, but more than half. So, this brings us to the idea of ratio circuits.

(Refer Slide Time: 00:45)

RATIO'D CIRCUITS (PSEUDO NMOS LOGIC)

STATIC CMOS

$V_{OL} > 0$

$Y = V_{OL}$
 $= V_{DD}$

	V_{GS}	V_{DS}	REGION
NMOS	V_{DD}	V_{OL}	LIN
PMOS	$-V_{DD}$	$V_{OL}-V_{DD}$	VEL SAT

So, as this as static CMOS implementation is like this pull up network pull down network . The idea in a ratio'd circuit or it is also called an pseudo NMOS Logic is like this, pull down network. The advantage in a static CMOS logic was that there was no path for current to flow

from supply to ground means in the steady state. Of course, what we are doing here now is we are connecting that a PMOS transistor to ground with a gate connected to ground always.

So, when the pull down network is active, obviously, there is going to be current that will flow from supply to ground in steady state. So, this is not a good thing. We will see how to avoid this problem, but first let us see what advantage we get in terms of the logical effort ok. What we have been able to do is completely eliminate that PMOS pull up network right, and that is what is your killer for the logical effort always ok.

So, the other obvious problem in this is that when my pull down network is conducting and my output is low, will the output go all the way to 0? No, it cannot go all the way to 0 right, because I have a fighting between the PMOS transistor and the NMOS stack. So, therefore, the output V_{OL} is going to be greater than 0 in this pseudo NMOS logic. We will first calculate what that is ok. So, let us consider a pseudo NMOS inverter, this is a pseudo NMOS inverter, only one NMOS transistor it connected to the input A, A is not connected to the PMOS transistor ok.

So, I now want to calculate what happens when a equal to V_{DD} , Y will be V_{OL} . Of course, V_{OL} now has to be close to ground right; other is this that is a gate is going to be useless. So, in what region of operation with my NMOS transistor be, in what region of operation will be the PMOS transistor be? Let us not jump here, let us write it down, NMOS PMOS right V_{GS} , V_{DS} . What is V_{GS} for the NMOS transistor? V_{DD} , V_{DS} , yeah, V_{OL} .


Now, V_{DS} compared to $V_{GS} - V_T$, where is it? Therefore, region is linear, because V_{OL} is much smaller than $V_{DD} - V_T$. What about the PMOS transistor, what is V_{GS} ?

Student: (Refer Time: 05:47).

Minus $V_{DD} - V_{DS}$, V_{OL} minus. Now, which region is the PMOS transistor? You have to do $V_{GS} - V_T$ right that is a reasonably large number about point three voltage V_{DD} is 1 volt is about 0.3 volts, so that will be about 0.7 volt, $V_{OL} - V_{DD}$, where will it be very

close to V_{DD} . Therefore, this has to be saturation or velocity saturates depending on the whether it is short term or long term device right. So, let us say it is in the velocity saturation ok. So, now, we go to the same drill, equate the current in both of them and then we can find out what V_{OL} will be ok.

(Refer Slide Time: 06:45)



$$I_{Dn} = K_n' \frac{W_n}{L} \cdot V_{OL} \left[\overbrace{\left(V_{DD} - V_{Tn} \right) - \frac{V_{OL}}{2}} \right] \sim (V_{DD} - V_{Tn})$$

$$I_{Dp} = K_p' \frac{W_p}{L} \cdot V_{DSATp} \left[(-V_{DD} - V_{Tp}) - \frac{V_{DSATp}}{2} \right]$$

$$\therefore I_{Dp} = -I_{Dn}$$

$$\Rightarrow K_p' \frac{W_p}{L} \cdot V_{DSATp} \left[(-V_{DD} - V_{Tp}) - \frac{V_{DSATp}}{2} \right] = -K_n' \frac{W_n}{L} \cdot V_{OL} (V_{DD} - V_{Tn})$$

$$\Rightarrow V_{OL} = \frac{K_p' \cdot W_p \cdot V_{DSATp} \left[(-V_{DD} - V_{Tp}) - \frac{V_{DSATp}}{2} \right]}{K_n' \cdot W_n (V_{DD} - V_{Tn})}$$

$$V_{OL} = \frac{K_p' \cdot W_p \cdot V_{DSATp}}{K_n' \cdot W_n} \Rightarrow \left(\frac{W_p}{W_n} \right) = V_{OL} \cdot \frac{K_n'}{K_p' \cdot V_{DSATp}}$$

So, what is V_{OL} ? I_{Dn} is in linear region therefore, this is I can say $K_n' \frac{W_n}{L}$ by L into V_{DS} that is V_{OL} into $V_{DD} - V_{Tn} - \frac{V_{OL}}{2}$ right. Now, what is I_{Dp} ? $K_p' \frac{W_p}{L}$ by L into V_{DSATp} into what is this minus V_{DD} right; minus V_{Tp} minus V_{DSATp} by 2 clear. Now, V_{OL} is a very small number. So, therefore, this $V_{DD} - V_{Tn} - \frac{V_{OL}}{2}$, I can approximate right as $V_{DD} - V_{Tn}$.

So, therefore, I will now say $I_{Dp} = -I_{Dn}$ implies $K_p' \frac{W_p}{L}$ by L into V_{DSATp} into $V_{DD} + V_{Tp} + \frac{V_{DSATp}}{2}$ right, I am going to bring the minus sign

out equals minus $K_n' \frac{W_n}{L} (V_{OL} - V_{DD} - V_{Tn})$. Therefore, I can now cancel out these two things, and I will get V_{OL} as $K_p' \frac{W_p}{L} (V_{DD} - V_{Tn} - V_{OL})^2 = K_n' \frac{W_n}{L} (V_{OL} - V_{DD} - V_{Tn})^2$. ok.

So, what is this tell you first of all? In order to achieve a certain V_{OL} , so that the circuit can even function logically correctly, I need to have a certain W_p by W_n ratio. If the PMOS transistor is extremely strong, then when the pull down network is active, the PMOS transistor will try to pull the output closer to V_{DD} and will not allow the pull down network to go to 0.

And therefore, in that fight output will go and land in between 0 and V_{DD} , and that is completely determined by what your W_p by W_n ratio is, that is why this is called a ratio'd circuit, because it does not even function if the ratio of these PMOS and NMOS transistor is not correct.

Earlier I had mentioned that static CMOS is independent of gate size as far as logical functionality is concerned, it will work whatever size you put, whether you put one-half, one, 1 by 4 or ten 1, it does not matter, it will function correctly NMOS and PMOS. It is only for delay purposes that we had to be made it one nine two and all that stuff, logically it would still function, but this circuit will not function unless you size it appropriately, so that your V_{OL} is meant. So, the way you do it is, you want a V_{OL} , I will give you a V_{OL} , and say size the inverter, so that it meets this V_{OL} first, then you use this equation calculate what might W_p by W_n should be, clear.

So, which it implies now lets you know make some simplifications. Suppose those $V_{DD} - V_{Tn} - V_{OL}$ right, suppose the V_{Tn} and V_{OL} SATs, where such that these two terms cancel out suppose right. I am not saying that V_{Tn} equal to minus V_{OL} , I am saying the V_{Tn} and V_{OL} together cancel out this term right, then it implies V_{OL} is simply $K_p' \frac{W_p}{L} (V_{DD} - V_{Tn} - V_{OL})^2 = K_n' \frac{W_n}{L} (V_{OL} - V_{DD} - V_{Tn})^2$.

This is the first order thing. But of course, you do not have to make this approximate plan just trying to bring out this (Refer Time: 13:06) ok. So, what does this say? It says that W_p by W_n

n equals VOL into K_n prime by K_p prime into $V D SAT_p$. So, if your VOL goes up, then W_p has to go up correct that is what is equal to W_p by W_n is proportional to VOL . So, VOL has to come down, then W_p by W_n has to come down.