


Digital IC Design
Prof. Janakiraman Viraraghavan
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture – 24
Pass Transistors

(Refer Slide Time: 00:15)



So, Pass Transistors, ok. We looked at this briefly you know in the initial part of this module when we wanted to figure out if you should put the NMOS on top or NMOS down, PMOS on top or PMOS down and all that, but we look at that in little more detail that. Now, I am going to connect this to V_{DD} , I am going to connect this to V_{DD} assume that this capacitor is discharged. So, what is the drain and source first? V_{DD} is?

Student: Drain.

Drain source right; now, what happens to the source side, it will charge up to?

Student: V_{DD} .

V_{DD} ?

Students: Minus.

Minus V_T , ok. So, this V_S of t maybe I should write here limit t tends to infinity V_S of t is $V_{DD} - V_T$, ok. And, this is assuming I_{off} weight equal to sub threshold leakage equal to 0 because if I_{off} is their then eventually it will charge to V_{DD} , because there is some small current flowing of through, very small current very slowly it will go to V_{DD} .

So, I cannot make the statement at limited t tends to infinity of V_S of t is $V_{DD} - V_T$, ok. If I_{off} is 0 then yes it will go up V_{DD} and V_T and then cut off. Now, what happens if instead of V_{DD} , I was trying to pass V_{DD} by 2; what will V_S of t , limit T tends to infinity b?

Student: V_{DD} (Refer Time: 02:23).

V_{DD} by 2, right. So, this this transistor can conduct as long as $V_{DD} - V_S$ is greater than or equal to V_{Tn} , right implies that V_S should be less than $V_{DD} - V_{Tn}$. The key point is you should only be less than V_{DD} , it only gives you a bound it cannot go beyond $V_{DD} - V_{Tn}$.

But supports, the drain itself was a value which is less than $V_{DD} - V_{Tn}$ then; obviously, there can be no current flow any further after the sources has starts to the drain voltage, right. And therefore, it has to go only up to the drain voltage right, which implies for this condition limit t tends to infinity of V_S of t will basically be V_{DD} by 2 yeah, any question.

Student: (Refer Time: 03:28).

Student: Sir, (Refer Time: 03:31).

No, earlier I did not understand.

Student: Listen sir, (Refer Time: 03:55).

No.

Student: (Refer Time: 03:40).

You mean for V_{DD} by 2 it will happen much before infinity.

Student: Yes sir.

No the nothing is again if you look at that current equation at some point this transistor will go into a linear mode right, where the current now depends on V_{GS} . So, as V_{GS} keeps dropping, but current also will give dropping. So, that also is basically an asymptotic behavior only, ok. So, this is a correct statement to make, ok. So, how do I combine these two statements that I just made now?

One is it can go up to V_{DD} minus V_T right the other is it can go up to whatever the drain voltages, right. Now, I will give you another case let us say that this transistor drain is that V_{DD} , $v_{cf} 0$ minus equal to 0, this thing is at $2 V_{DD}$ then what will happen, it can go up to?

Student: V_{DD} .

V_{DD} again, right. So, how do you combine these two things? So, you can say that V_S of T limit T tends to infinity assuming that V_S of 0 minus equal to 0, ok. We will go to max of no

max or min? Min V_G minus V_T comma V_D . Here, I am not saying V_{GS} minus V_T , V_g whatever the gate voltage is minus V_T or it can go up to the drain voltage, right. So, what will happen if I do this V_{DD} , V_{DD} , this is also V_{DD} this capacitor is discharged. So, what will the node S go to finally?

Student: (Refer Time: 05:53).

Student: V_{DD} minus (Refer Time: 05:55).

V_{DD} minus.

Student: $2 V_T$.

Why $2 V_T$?


Student: V_T (Refer Time: 06:02).

Yeah.

Student: Behavior is not (Refer Time: 06:06).

It will basically go to V_{DD} minus V_T because this guy can go up to V_{DD} minus V_T . Now, this guy can go to min of V_{DD} minus V_T and V_{DD} minus V_T , drain is also at V_{DD} minus V_T assuming that these two are say have the same V_T , right. So, therefore, this will eventually go to V_{DD} minus V_T . I leave it to you to figure out in what configuration will it actually go to V_{DD} minus $2 V_T$, think about it, ok.

(Refer Slide Time: 06:48)



Similarly, what happens if I have a PMOS transistor like this, where I am going to do the following. I have V_G of 0 minus into V_{DD} , and this is going to come down to I am going to ground this guy and this also I will ground. What is the drain and source first?

Student: (Refer Time: 07:22).

Yeah.

Student: Drain is at (Refer Time: 07:24).

Drain is at.

Student: Ground (Refer Time: 07:28).

Drain is at ground, this is source so; obviously, this transistor initially has a high enough.

Student: V_{GS} .

V_{GS} right and therefore, or a high enough mode V_{GS} and therefore, it turn on it will start discharging the capacitor, but it will can discharge a capacitor only until V_{GS} minus V_{Tp} is less than 0. What is V_{GS} of this transistor?

Student: (Refer Time: 08:07).

Sorry.

Student: (Refer Time: 08:10).

It is basically minus V_S because the gate is grounded minus V_{Tp} should be less than or equal to 0. Therefore, V_S minus V_S should be less than or equal to minus V_{Tp} implies V_S , mod V_S is this right.

Student: Plus V_{Tp} sir.

Sorry.

Student: Plus V_{Tp} .

Plus V_{Tp} correct, implies V_S should be greater than mod V_{Tp} , right. So, how will you right this general condition, I have a gate voltage, I have some drain voltage, capacitors initially charged to V_{DD} , right. I think this will be little hard to put down in a general thing because it depends on what the voltage is r , right. So, I think it is better you just apply this particular

condition that identify drain and source first, $V_{GS} - V_{Tp}$ should be less than 0 and then you find out up to what it can go to, right.