


Digital IC Design
Prof. Janakiraman Viraraghavan
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture - 15
Voltage Transfer Characteristic

(Refer Slide Time: 00:14)



So, let us put down what the drain source and all that is what is the drain for the NMOS transistor. V_{DD} right source for PMOS transistor drain is, yeah. Basically, the source has to be fixed should not change any input is changing right only then you are gate overdrive will always be as good as it can be, right. So, therefore, the source for the PMOS has to be V_{DD} source for the NMOS has to be ground ok.

So, this you know this logic gate has some constraints when this input goes from 0 to V_{DD} and the output falls like this, there is one constraint that is always maintained in this logic

gate, what is that constrain? Ok. So, let us now list now let us list out these conditions and then you will I think you'll get it after that.

So, let us look at V_{GS} and V_{DS} for the NMOS and PMOS ok, the input to the gates are V_{in} the output at the drain of both this transistor this V_{out} ok. So, what is V_{GS} of V_{NMOS} transistor, it is V_{in} V_{DS} V_{out} . What about PMOS V_{in} minus V_{DD} , V_{DS} is be careful it is V_{out} minus V_{DD} , V_{DS} .

Now, there is some V_{GS} some V_{DS} on the NMOS some V_{GS} V_{DS} on the PMOS what should happen to these 2 currents, at all times they both have to be equal in magnitude, ok. Remember that the current in always will flow from supply to ground like this when the current can flow that is assuming that one transistors allowing conduction, right. For example, if the NMOS is off and can allow no current then there can be no current in the PMOS as well right, it is series.


So, the constraint that is going to be imposed is I_{DSn} NMOS current, remember the direction for I_{DSn} is like this; I_{DSn} , what is the direction for the PMOS current? No, no, no, I_{DS} direction it has to go from here like this is I_{DSp} . So, therefore, I_{DSn} should be equal to minus I_{DSp} , this will hold at all times for all,.

So, now, assuming that the transistor is ideal, suppose the input were 0 what is I_{DSn} , it is an ideal transistor input is 0, what is I_{DSn} 0, right therefore, the current to the PMOS also has to be 0 right which means that the drain voltage will adjust itself. So, that you get this 0 current happening appropriately ok. So, let us look at that suppose if V_{in} equals 0 implies V_{GSn} is how much, V_{GSn} is 0 this implies I_{DSn} equals 0 because it is less than V_{in} , ok.

Now, what is the V_{DS} on the PMOS such that the drain current to the PMOS can also be 0 you get my point right if because of this constraint my V_{DS} on the PMOS transistor should adjust itself. So, that the current is 0, V_{DS} equal to exactly. This implies V_{DSp} should also be 0 right now, this implies I_{DSp} should be 0 right therefore, V_{DSp} should be 0.

So, if V_{DSp} should be 0 it implies $V_{in} - V_{DD}$ equal to 0 and I mean V_{out} I am sorry, V_{out} equals V_{DD} , clear. This is a more rigorous analysis of the same thing that we just discussed where the input is low, output will be high because these currents have to match.

(Refer Slide Time: 06:20)



Similarly, if V_{in} equals V_{DD} implies what is V_{GSp} what is this $V_{in} - V_{DD}$ right equals 0 right and; obviously, this is greater than V_{Tp} . Remember, V_{Tp} is a negative number it should be less negative than that only then it can happen or it is bit more negative than that only then it can conduct. Therefore, I_{Dsp} should be equal to 0 which implies that I_{Dsn} also has to be 0 and therefore, what is the only way this can happen, the drain source voltage of the NMOS transistor should be 0, ok.

So, therefore, V_{out} I will write that step V_{Dsn} equal to 0 implies V_{out} is 0 any questions here, ok. So, this are the extremes that we analyzed ok. The idea of doing a voltage transfer

characteristic is to sweep V_{in} from 0 to V_{DD} and then analyze what will happen to V_{out} in the process by applying exactly these constraints. What will happen is as you sweep V_{in} from 0 to V_{DD} for each value of V_{in} right V_{out} will adjust itself. So, the. So, that the current in both NMOS and PMOS will be the same, ok. So, that leads us much time (Refer Time: 08:13) yeah, I have rub that Voltage Transfer Characteristics, VTC ok.

So, first we will look at this intuitively and figure out what should happen and then we will look at the more rigorous way of identifying these points on the VTC ok, first we look at the intuition. So, we are going to plot V_{out} versus V_{in} for my CMOS inverter V_{in} V_{out} right, and of course the constraints are simple $V_{GSn} = V_{in}$, $V_{DSn} = V_{out}$ $V_{GSp} = V_{in} - V_{GD}$. $V_{DS} = V_{out} - V_{DD}$ and $I_{DSn} = -I_{DSp}$ ok. So, what we are going to now is to sweep V_{in} from 0 to V_{DD} .

In the process there going to be some transition points, right. So, when we sweep V_{in} from 0 to V_{DD} what do you think the first point of transition will be. So, $V_{in} = 0$ what is the state of the NMOS transistor off at what point of course, if I increase the gate voltage to V_{DD} NMOS will turn on. So, somewhere in between it is turning on what is that point? V_{Tn} it has to turn on, right.

So, therefore, this is going to be my V_{DD} , the first point of interest is V_{Tn} . For an ideal transistor where leakage current is 0, output has to be what until I reach V_{Tn} has to be V_{DD} because the V_{DS} of that PMOS has to be 0 and therefore, the thing has to be V_{DD} , right. If there is some finite amount of leakage current; however, small it is then V_{DS} has to allow that much current to flow through PMOS transistor.

So, V_{DS} will be slightly lower than V_{DD} right, this is the ideal case, but for now let us look at the real case ok. So, I am going to consider this output will start at V_{DD} now, the NMOS transistor is turning on as soon as I cross that V_{Tn} it is turning on in what region of operation will my NMOS transistor be. Saturation you agree why because, V_{GS} is how much, V_{GS} is just very just slightly above V_{Tn} . So, $V_{GS} - V_{Tn}$ is a very small number, but V_{out} is nearly V_{DD} .

So, therefore, the NMOS will turn on in saturation, this is the first point that we have to consider. NMOS turns on in saturation, ok. Now, what about the PMOS transistor in that region, why linear. Actually tell me even before suppose V_{in} is less than V_{Tn} which region of operation will PMOS transistor be it will be in the linear region (Refer Time: 12:58) because it has to depend on V_{DS} , V_{DS} has to be 0 right

So, therefore, it is in that linear region, also the PMOS will turn on at the same time PMOS is linear region right, and of course, now current is going to flow because both NMOS and PMOS are going on, right; one in saturation other in linear respectively therefore, the V_{out} will adjust itself slightly lower than V_{DD} , right. So, the V_{out} will now start falling. At some point the PMOS transistor will come out of this linear region and get into saturation or the velocity saturation, you agree with me why is that, what is happening to the V_{DS} of the PMOS transistor over a period or what is happening to mod V_{DS} ? It is it is increasing right and therefore, the V_{DS} at some point $V_{DSp\ mod}$, V_{DSp} will exceed V_{GS} minus V_T of the PMOS and therefore, that will get into the saturation region at some point and this will happen somewhere near V_{DD} by 2, ok.

So, there will be one point in which both NMOS and PMOS transistor will be in saturation region, ok. So, this will continue to happen now at what point will my PMOS go off. So, for that what is my V_{GS} , V_{GSp} . So, V_{GSp} should be less than V_{Tp} ; I mean, less than V_{Tp} only then it can turn on V_{Dp} is a negative number. Again, let me remind you again and again which implies V_{in} minus V_{DD} should be less than V_{Tp} , right. Only then it can turn on which implies when V_{in} should be less than V_{DD} plus V_{Tp} .

So, this point is not V_{DD} minus V_{Tp} or if you want to say V_{DD} minus there is a V_{DD} minus mod V_{Tp} . So, this point is going to be where the PMOS transistor turns off is V_{DD} plus V_{Tp} , ok. And we will come all the way down here and of course, the output will be absolutely 0, after that why because now it is an ideal transistor PMOS transistor cannot tolerate any more current therefore, what should happen to the V_{DS} of the NMOS transistor 0, ok. Now, in this region when the PMOS is off what region of operation is my NMOS is it is in linear region.

So, here PMOS is off, NMOS is linear out here NMOS is off, PMOS is what linear. Now, like I said there is one small region where both here both N and P will be in saturation, ok. Saturation or velocity saturation depends on whether you are talking of a long channel device or a short channel device. The reason before that here what will be my NMOS state, PMOS state. Again, N is saturation, PMOS in linear and the exact opposite will happen in this region where NMOS is in linear PMOS is in saturation, ok.

So, there are like how many regions; region 1, 2, 3, 4 and 5. There are five regions that the voltage transfer characteristic goes through and you should be able to explain each one of them correctly, ok.

So, we will look at primarily this region 3 will be of very much of importance to us because that is where the sort of the trip point that I spoke about occurs ok. So, this is the V_{in} , V_{out} versus V_{in} of our actual inverter. What was the V_{Tc} that we wanted of an ideal inverter sharp line right, we wanted the ideal V_{Tc} to be something like this; basically, up to this point it will be V_{DD} and then it will just drop, ok. So, this was ideal V_{Tc} , ok.

So, clearly right here you see that there is a region or a range of input values which are treated as logic low which means the output will be logic high, right. Similarly, the range of input which will be treated as logic high, the output will be logic low no problem, but there is an indeterminate region in between which is neither logic 0 nor logic high. I will tell you why it is you know you, I will show you why that happens and this is of primary importance to us.

Because, this is where the input should not go in line if it does line then the output becomes a random value dependent on noise, ok. We will we will come to this later, but for now I am just giving you the intuitive picture of how the voltage transfer characteristic is different from the ideal V_{Tc} that we wanted, ok.