


**Analog Integrated Circuit**  
**Prof. S. Aniruddhan**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Madras**

**Lecture - 34**  
**Folded-Cascode OpAmp-3**

We are now in a position to build the full structure of the folded Cascode opamp. So, let us quickly do that the first thing we start off with is the input stage.

(Refer Slide Time: 00:34)



From the common source n mos, we will draw the n mos common source followed by the p mos common gate of folded structure and the input stage in the single ended version was a common source n mos transistor, when you move to a differential amplifier type of structure, the 2 transistors will be joint together to form a differential pair as shown here. So, this is your this is your n mos differential pair the inputs are plus  $V_d$  by 2 minus  $V_d$  by 2 and you have a current source at the bottom which some current source you know through some transistor M 0, let us say and the input transistor are M 1 and M 2, remember that in the single ended structure, they should go to a node which splits between the common gate p mos structure which is folded downwards and a current source at the top.

So, if I have to show the current source at the top the current source at the top would be replaced by p mos transistors. So, and at this node you have the splitting of the current

between the 2 parts. So, let us say that transistor M 1 is connected. So, and transistor M 2 is connected to this transistor this p mos transistor and finally, at this point the output goes into the common gate p mos structure this is the common gate p mos structure and this is the output remember now you need to connect you need to get a single ended output and you need to get a current source at the bottom and therefore, this portion of the circuit will actually have a current mirror in this particular case this will be an n mos current mirror structure and because we want high swing from this particular structure we will use the high swing Cascode for the n mos current mirror and the output is correspondingly taken at this node.

So, let now mark the numbers of the other transistors. So, M 3, M 4 form the common gate structure in the single path and M 5, M 6, M 7 and M 8 form the current mirror at bottom and M 9 and M 10 form the current source at the top. Now, what about the let us quickly check the plus and minus signs of the opamp, we are drawn are correct.

So, if you were to apply a positive  $V_d$  by 2 at the gate of M 1 you expect this current to be positive and this current to be negative in this direction. So, this current would be pulled out from this node and through M 5 and M 7 and this would cause a corresponding a current to flow through M 6 and M 8 and if you look at this path there will be a current flowed from M 2 which will flow directly into M 4 and some of these 2 currents will slopes through the output. So, clearly the plus and minus signs of the opamp are shown.

Now let us now that we have drawn this basic structure of the opamp, let us quickly do the small signal analysis and try to come up with the expressions of the gain etcetera of the opamp.

(Refer Slide Time: 05:34)

The screenshot shows a Windows Journal window with the following handwritten equations:

$$\frac{V_o}{V_d} = g_{m1} r_{o1}$$

$$r_{o1} = r_{up} || r_{dn}$$

$$= g_{m4} r_{ds4} (r_{ds10} || r_{ds2}) || (g_{m6} r_{ds6} \cdot r_{ds8})$$

So, let us start off with the small signal gain of the opamp. So, we want the dc gain of the opamp if you were to look at the dc gain, you can see that the current through M 1 and M 2 because this is a differential pair with this node being a virtual ground the current through M 1 would be  $g_m$  times  $V_d$  by 2 flowing downwards the current through M 2 would be  $g_m$  times  $V_d$  by 2 flowing upwards because a minus  $V_d$  by 2 voltage is applied at it is gate and we are also going to assume that the transistors are designed such that most of this current does not flow through M 9 and M 10, but flows down into M 3 and M 4 and therefore, the total current going out would be  $g_m$  times  $g_{m1}$  times  $V_d$ .

Now, where does this current flow this current flows through the total output impedance at you know at the output node for the dc gain, we will assume that there is no node or if there exists any node it is a capacity node and let us quickly calculate the expression for the  $r_{out}$ . So,  $r_{out}$  has 2 components an upward looking resistance and the downward looking resistance the upward looking resistance is nothing, but  $g_{m4} r_{ds4}$  times the  $r_{ds}$  of M 10 in parallel with the  $r_{ds}$  of M 2; this is the impedance looking upwards and that comes in parallel with the impedance looking downwards which is  $g_{m6} r_{ds6}$  times  $r_{ds8}$ . So, this is overall output resistance.

Clearly then  $V_o$  minus  $V_o$  by  $V_d$  needs to be  $g_{m1}$  times  $r_o$  and as we have pointed out before this is quite large this is only a little bit smaller than the than the may be than the


square of the intrinsic gain of a transistor. So, this is the small signal gain of the of the folded Cascode opamp.

Now, that we had found out the small signal gain we should also write down the expression for the frequency response of the small of the folded Cascode amplifier. So, now, let us assume I am going to show that in red let us assume that there are capacitances at every node of the circuit. So, you have capacitance at this node and in fact every node of the circuit and let us assume that you also have some node capacitance at the output and so, at the output node you have  $C_L$  plus you know some parasitic capacitances as you can see you now have large number of capacitances in the circuit very similar to the telescopic opamp what do these capacitances consists of; so, for example, let me number these capacitances  $c_6$  six capacitances and let us assume that  $C_L$  consists of the node capacitances plus all other capacitances.

For example capacitance  $c_1$  will not be significant for differential mode analysis this is because the common mode of source  $M_1$  and  $M_2$  is going to be a virtual ground is going to be a small signal ground for a differential input what about capacitance at let us say node four. So, let us say  $c_4$ . So,  $c_4$  for example, would consists of capacitances gate source capacitance of  $M_7$  plus gate source capacitance of  $M_8$  plus the drain bulk capacitance of  $M_5$ . So, you can see there is capacitance from  $M_7$  capacitance from  $M_8$  capacitance from  $M_5$  and of course, drain bulk capacitance from  $M_3$ , this is an example each one of these capacitances will have contributions from the respected transistors connected to that particular node.

What do we know about the frequency response the frequency response will have a certain number of poles and 0s and the number of poles and 0s will depend on the number of nodes that the signal passes through the number of poles would depend on the number of nodes that the signal passes through the number of 0s would depend on whether there is a phase shift through the different parts clearly in this case you do expect a phase shift.

(Refer Slide Time: 11:23)



Because if you look at the current through  $M_1$  for example, though maybe; we can draw that on a different page if you look at the current through  $M_1$ . So, the current through  $M_1$  passes through this node. So, let us say that is node one sorry I do not want to name the nodes. So, that passes through this node. So, you will get a pole from that it passes through this node you get a pole here it passes through this node it passes through this node and finally, at the output.

So, clearly you expect;  $i_1$  to pass through this 5 nodes. So, we expect and of course, the output node. So, you expect 6 poles in the no expression for  $i_1$  over  $v_{out}$  over  $i_1$  and if you look at  $i_2$ ;  $i_2$  of course, passes through this node and at the output node and as you can see  $i_2$  only has 2 poles and now these 2 currents gets summed at the output you can clearly see that there is a phase shift between the 2 parts you too expect you do expect 0s in the transfer function and now because there are there is a large difference between the number of poles in the 2 parts you expect several 0s in the transfer function.

Now, 2 things first of all I would encourage you to think about the number 0s and number of poles that you can get out of the circuit if you show desire for your benefit it might be useful to quickly do this small signal analysis assuming a capacitance at every node that will give you some insight the analysis is expected to give you some insight as to the number of poles in each part and when you add the 2 currents you will also be able

to see the formation of the 0s and it is also give you insight as to the number of 0s that you would expect from this particular structure.

Number 2 we also want to know what is the dominant pole in this particular structure and as you might expect you thi you should expect that the largest capacitance comes from the node capacitance because in some sense this is still a single stage opamp. So, this is still a single stage opamp because this is the dominant pole the output pole is the dominant pole.

(Refer Slide Time: 14:47)

Exercise: Swing limits of Folded Cascode opamp in unity gain f.b.

$$\omega_u = \frac{g_{m1}}{C_L}; \quad \omega_d = \frac{1}{r_o C_L}$$

So, you still expect this to be a single stage opamp and in other words, if you were to draw the equivalent circuit for this particular circuit for this particular opamp it will look like an operational trans-conductance amplifier with a certain output impedance and a certain capacitance. So, this is  $r_o$  and you have  $C_L$  and it has a certain trans-conductance. So, if you were to look at the overall output you are basically trying to create you started from a one stage opamp which had a simple trans conductor you went to the telescopic opamp which had which look like a better trans conductor and now you have a folded Cascode which still looks like a very good trans conductor much better than the regular original one stage opamp because  $r_{out}$  is large, but the swing limits are expected to be better than that of a telescopic opamp.


So, I would encourage you to as an exercise I want you to think about the swing limits of the of the folded Cascode opamp in unit gain feedback. So, you need to convince

yourself that the same problem that you had with the telescopic opamp where you had a swing limit limitation when you connected the opamp to unity gain feedback does not exist for the folded Cascode opamp, I will just remind you that from the basic structure this is just a quick hint that the input common mode is now somewhat isolated from the output common mode in this particular structure. So, you should apply the unity gain feedback on this particular structure and convince yourself that it really does not have the same problem.

What about the coming back to the frequency response. So, in such a structure you expect it to be a very good integrator you expect the unity gain frequency to be dominated by the dominant pole and clearly that should be  $g_m$  over  $C_L$  the of course, the dominant pole  $\omega_d$  should be at  $1$  over  $r_{out} C_L$  because this particular opamp has a much larger output resistance it will have a much smaller dominant pole compared to a regular 5 transistor one stage opamp which we studied right at the beginning even before the telescopic opamp .

So, we are now in a position to also look at the input and output common mode ranges of the particular telescopic opamp. So, let us first look at the input common mode range.

(Refer Slide Time: 18:27)



We will now assume that the input common mode as  $V_{CM}$ , let us say that I should apologise I should add the bias voltages at this nodes because they are not let hanging you have to have a bias voltage I will call them  $V_{b9}$  and  $V_{b5}$  and  $V_{b0}$ . So, there are 4

voltages that need to be applied to the folded Cascode opamp  $V_{b0}$  for  $M_0$   $V_{b9}$  for  $M_9$   $V_{b3}$  for  $M_3$  and  $V_{b5}$  for  $M_5$ . So, for completeness sake let me make sure that the voltages are added here also.

So, now we are in a position to study the study the input and output common mode ranges of the of the folded Cascode opamp. So, let us now assume that the input common mode starts to drop. So, let us say decrease  $V_{CM}$  what is the common mode at node  $x$  for example; so, clearly the common mode at node  $x$ . So, I call that  $V_x$ ;  $V_x$  has to be  $V_{b3}$  plus  $V_{SG3}$ . So, the common mode at node  $x$  is fixed relatively fixed because  $V_{b3}$  is fixed and the currents in the transistors are assumed to be fixed therefore, if you start decreasing  $V_{CM}$  all the other transistors will are expected to be remain in saturation till some transistor goes into triode cut off.

Now, as you can see in this case  $V_x$  stays constant, but  $V_{CM}$  is decreasing  $M_1$  moves away from triode, but it carries the same current therefore, what will happen the drain node of  $M_0$ ? So, I will call that  $V_{d0}$  reduces and it follows  $V_{CM}$  with a difference of  $V_{GS1}$ .

So, when you try to reduce  $V_{CM}$  the input common mode voltage  $V_{d0}$  reduces which is the drain voltage of  $M_0$ . So,  $M_0$  clearly goes towards the triode region. So, the minimum value of  $V_{CM}$  is equal to  $V_{GS1}$  plus  $V_{d,sat0}$ . So, this is the minimum value beyond this  $M_0$  goes into triode region.

Now, what happens if you start increasing  $V_{CM}$  this will give you the maximum limit clearly that will happen when  $M_1$  goes into triode  $M_1$  or  $M_2$  that is because nodes  $x$  and  $y$  are held constant at  $V_{b3}$  plus  $V_{SG3}$  therefore, the gate voltage of  $M_1$  is increasing the drain voltage is constant.



(Refer Slide Time: 22:30)

↑  $V_{cm}$  ;  $M_{1,2}$  move towards triode

$$V_{cm}(\max) = V_x + V_{T1}$$

$$= V_{b3} + V_{sg3} + V_{T1}$$

$$ICMR = \{ V_{cm}(\min), V_{cm}(\max) \}$$

$$V_{ocm}(\max) = V_{b3} + V_{T4}$$

$$V_{ocm}(\min) = V_{b5} - V_{T6}$$

$V_{b3}, V_{b5}$  etc are design parameters

If  $V_{b5} = V_{dsat8} + V_{sg6}$

$$\Rightarrow V_{ocm}(\min) = V_{dsat8} + V_{dsat6}$$

So, clearly it is moving towards triode region and VCM max will be given when the transistor M 1 and M 2 goes hits exactly hits the edge of triode region and that can happen when the gate raises to 1 threshold voltage above the drain voltage. So, the maximum voltage is  $V_x$  plus  $V_{t1}$ ;  $V_x$  is clearly  $V_{b3}$  plus  $V_{SG3}$  plus  $V_{t1}$ . So, the remainder node x is an  $V_{b3}$  plus  $V_{SG3}$  and the gate voltage can raise one threshold voltage above that before M 1 and M 2 hits the edge of the triode region.

So, this is the maximum value of VCM. So, therefore, the input common mode range is the; this over all range of VCM min to VCM max this is the input common mode range of the; what about the output common mode range. So, now, let us find out what is the; what are the maximum and minimum voltages that can be achieved at the output the maximum voltage that can be achieved at the output. So, the  $V_{oCM}$ , if the output voltage starts increasing you can see that the gate of M 4 is constant which is  $v_{b3}$  and the drain voltage can raise one threshold voltage above the gate and for the p mos transistor.


So, therefore,  $V_{b3}$  plus  $V_{t4}$ , this has been maximum voltage that the drain of the p mos can achieve  $V_{oCM}$  min. Similarly, it is determined when the n mos transistor M 6 hits the edge of triode region gate of M 6 is held constant at  $v_{b5}$ , but the drain is being lower, it can swing 1  $V_t$  below the gate. So, the minimum value is  $V_{b5}$  minus  $V_{t6}$ .

Now, please note that  $V_{b3}$  and  $V_{b5}$  themselves all the bias voltages are under the designers control. So, for example,  $V_{b5}$  can be as low as  $V_{dsat8}$  plus  $V_{SG6}$ . So,

clearly these 2 are may all these bias voltages are designed parameters for example, you could design current mirror consisting of M 5, M 6, M 7, M 8 to be biased such that the output can go as low as this. So,  $V_{b5}$  if  $V_{b5}$  were equal to  $V_{d\text{sat}8}$  plus  $V_{GS6}$ , if this were the case, then you can see that you can see that  $v_{ocm}$  minimum is now equal to  $V_{d\text{sat}8}$  plus  $V_{d\text{sat}6}$ . So, clearly  $V_{oCM}$  may; can be very low as long as the bias voltages are chosen appropriately.

Similarly,  $V_{oCM}$  max can be as high as  $V_{d}$  minus minus  $V_{d\text{sat}10}$  minus  $V_{d\text{sat}4}$ . So, let us just quickly write that down here so.

(Refer Slide Time: 27:23)



So, if design properly I say can be low, but what this means is that you need to choose  $V_{b3}$  and  $V_{b5}$  etcetera carefully I am just simply writing it as; since I am writing it as sum of 2  $V_{d\text{sat}}$  I can just write it as 2  $V_{d\text{sat}}$  in other words it is  $V_{d\text{sat}8}$  plus  $V_{d\text{sat}6}$  and similarly  $v_{ocm}$  max can be as low as  $V_{DD}$  minus  $V_{DD}$  minus  $V_{d\text{sat}10}$  minus  $V_{d\text{sat}4}$ . So, the swing limits are can be designed to be moderately high this is still of course, not as high as the regular you know 5 transistor one stage opamp that we initially studied, but it is definitely you know you know it can be designed to have certain moderate values and now, let us look at the other parameter of this opamp, we have looked at the input common mode range we have looked at the output common mode range and we have looked at the we have looked at the gain and we have looked at the

frequency response. So, the other 2 parameter we are interested in are the; are the noise and offset of the folded Cascode opamp.