


Analog Integrated Circuits
Prof. S. Aniruddhan
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture – 26
Telescopic OpAmp – I

(Refer Slide Time: 00:16)



So, far we have seen the evolution of the telescopic opamp from the one stage regular one stage opamp. So, the really important things to note are that you replace the deflection pair, with cascode spare transistors. And you replace the upper current mirror by a cascode current mirror. So, in other words you create a cascode section for both the upper section and the lower sections.

Now, let us look at a very qualitative at a very high level let us look at what would happen in the circuit; when driven with differential signals and later we will move on to the small signal analysis. So, let us assume that I am applying voltage of plus V_d by 2 and minus V_d by 2 to the inputs of the opamp.

Now, as always I am going to assume that this common source node of M 1 and M 2 of the input pair is small signal ground this is of course, valid because the devices on both sides are highly identical. And the current through the transistors M 1 and M 2 is symmetrical. So, therefore, the bias current of course, splits equally between the 2 paths. So, all bias currents in the except for M naught are i naught. So, the bias current through

which transistor in the circuit M 1 to M 8 is i_{naught} . Of course, the current through M 0 is $2 i_{naught}$.

Now, since the common source node of M 1 and M 2 is a small signal ground, the current through M 1 is $g_m \text{ times } V_d \text{ by } 2$ downwards the current through M 2 is of course, $g_m \text{ times } V_d \text{ by } 2$ upwards; where g_m is g_{m1} , and which is also equally to g_{m2} . Now what happens to this current. So, let us look at the current through the left half. So, if I look at this current, this current has 2 paths to flow. One is through the resistance of M 1 itself.

So, if I where to look at the current flowing $g_m \text{ times } V_d \text{ by } 2$, I am looking only at transistors M 1. So, this current can flow through 2 parts the first path is through r_{ds1} itself. The second path is upwards into transistor M 3. For that I need to find out the impedance looking upwards in through the drain of into the source of M 3.

This impedance happens to be very close to $1 \text{ over } g_{m3}$. So, most of this current flows through transistor M 3. Therefore, we can say that this current is $g_{m1} V_d \text{ by } 2$. And so, is this current. Now what happens to the current through the left side? The current flowing through the left side flows through M 7 and M 5. So, both those currents are also $g_{m1} V_d \text{ by } 2$ flowing downwards.

Now, this will generate a small signal voltage V_x at this node, and that will cause a small signal currents to flow through M 8 and again that current flows through M 6. And finally, flows through the into the output node. Now at the output node, at the output node the current flows out. Now this current since this circuit as no load the current will flow through the overall output resistance at the output node.

As you can see the 2 currents flowing from M 6 and M 4 are in phase and will add at the output. So, i_{out} is i_{d6} plus i_{d4} . This is nothing but $g_{m1} \text{ times } V_d$. So, the output voltage that is generated is $i_{out} \text{ times } r_{out}$. And r_{out} is nothing but the impedance looking upwards and downwards. So, let us see what r_{out} is r_{up} . So, the impedance is looking upwards, and in parallel with the impedance looking downwards.

So, let us write down in red color is r_{up} parallel r_{down} . And r_{up} is equal to $g_{m6} r_{ds6}$ times r_{ds8} . And r_{down} is $g_{m4} r_{ds4}$ times r_{ds2} . So, you will have 2 cascode resistances. One cascode resistance looking upwards, which is the output resistance of

the current mirror M 5 M 6 M 7 M 8 and you have the resistances looking downwards which is which is cascode resistance of M 2 and M 4.

(Refer Slide Time: 06:44)

$$\frac{V_o}{V_d} = g_{m1} \cdot \left[(g_{m4} r_{d4} \cdot r_{d2}) \parallel (g_{m6} r_{d6} \cdot r_{d8}) \right] \text{ of the order } \frac{1}{(g_m r_{ds})^2}$$

$$g_m = g_{m1}$$

OTA

- * Telescopic has same g_m as original one stage opamp.
- * $C_L = \text{load cap} \Rightarrow \text{pole @ output node}$
output node = dominant pole

And therefore, the overall voltage gain is extremely large. So, V_o by V_d is the overall voltage gain of this circuits.

This is nothing but g_{m1} times $g_{m4} r_{d4} r_{d2}$, in parallel with $g_{m6} r_{d6} r_{d8}$ times $r_{d2} r_{d8}$. So, this is the voltage gain of the circuits. This is clearly of the order of $g_m r_{ds}$ the whole square because you have the product of 2 g_m s and the product of 2 $g_r d$ s.


So now we have got the you know gain from an d c gain from an opamp; that is of the order of the square of the intrinsic gain of a single amplifier. Now this is clearly much larger than the original one stage opamp. Now let us quickly point out couple of things. Now the if you look at the overall g_m of this device. So, if you look at this opamp, this opamp is also best represented by an operational trans conductors amplifier. Because the it has a trans conductance and a very large output resistance. This is the output resistance, and the trans conductance is nothing but g_{m1} .

So, as you can see the trans conductance of the of the telescopic OTA. Telescopic OTA is the same as the trans conductance of the original one stage opamp. Is the same as the original one stage opamp. So, that is something very important. The other thing to note is

that if you were to drive some load capacitance c_l , you will now have a pole at the output node.

As we saw in the case of the one stage opamp, the output node was the dominant node, and same is expected to be the case here. So, the output node contributes the dominant pole. Now let us now that we have drawn the block diagram.

(Refer Slide Time: 10:15)



Let us now look at some of the details of this circuits. So now, let us quickly find out the output resistance of the portion looking upwards.

So, we want to find out what will happen, if you were to apply a current. I test going into this particular currents mirror. Because we want to find out what V_x is generated at this node. So, if i_t where to excite this currents mirror with i_t test i_t want to find out what the input impedance of this particular structure is. So, let us drawn this small signal equivalence circuits of the left hand side portion alone. As you can see the right hand side portion will not come into the picture for small signal analysis for finding out the input resistance.

So, let us draw the small signal picture of the left hand side alone. And let us mark the nodes. So, this is drain 5, this is drain 7. I can now remove this portion of the circuits with no with nothing the circuits being excepted. So, let us do that. So, I am going to call this node D_5 this node D_7 . So, clearly D_5 is the node which is being excited with my

test currents source, this is D_7 and the gate of M_7 ; which is will call g_7 is also shorted to this particular node. And of course, the gate of M_5 was originally connected to some bias voltages V_{b5} which we will now connect to ground.

The source of M_5 , M_7 is connected to small signal ground, and the source of M_5 is the same as that in a M_7 . So, let us now excite this with a test currents source i_{test} and figure out what V_x is V_x is a same as V_{test} , and that will tell us what the V_x by i_t will tell us what the input impedance of the circuits is. So, let us now write down the relevant equations for this particular circuits. So now, let us call this voltages V_y . So, V_x and V_y need to be determined. So now, of course, this currents is g_{m7} times V_x and this currents is g_{m5} times minus V_y .

So now if you were to apply kcl at node D_7 you will find that the total current flowing up is again i_t because the same currents i_t splits into these 2 parts and combines to flow out into V_y . So, i_t is equal to $g_{m7} V_x$ over r_{ds7} and we will now write this as $g_{m7} V_x$ plus $g_{ds7} V_y$. So, this is our first equation. And from this we can say that V_y is i_t minus $g_{m7} V_x$ over g_{ds7} .

Next we will write kcl at D_5 . Again we can say that i_t is equal to V_x minus V_y over r_{ds5} plus minus $g_{m5} V_y$. So, this is nothing. So, we will now rewrite this.

(Refer Slide Time: 15:37)

Handwritten mathematical derivation on a digital notepad:

$$i_t = g_{ds5} v_x - (g_{m5} + g_{ds5}) v_y$$

$$= g_{ds5} v_x - (g_{m5} + g_{ds5}) \cdot \frac{(i_t - g_{m7} v_x)}{g_{ds7}}$$

$$\Rightarrow g_{ds7} i_t = g_{ds5} g_{ds7} v_x + (g_{m5} + g_{ds5}) g_{m7} v_x - (g_{m5} + g_{ds5}) i_t$$

$$i_t (g_{m5} + g_{ds5} + g_{ds7}) = v_x (g_{m5} g_{m7} + g_{m7} g_{ds5} + g_{ds5} g_{ds7})$$

all g_{m5} \rightarrow all g_{ds5} 's

$$\Rightarrow i_t \cdot g_{m5} \approx v_x \cdot g_{m5} \cdot g_{m7}$$

$$\Rightarrow \frac{v_x}{i_t} \approx \frac{1}{g_{m7}}$$

So, i_t is $g_{ds5} V_x + g_{ds7} V_x - g_{m5} V_y + g_{m7} V_y$. Now V_y itself is $i_t - g_{m7} V_x$ by g_{m7} .

Therefore we can say that $g_{m7} i_t$ is equal to $g_{m7} V_x + g_{m7} V_y$. I am sorry, $g_{m7} V_y$ into $g_{m7} V_x$ plus $g_{m5} V_x + g_{m7} V_x$. And combining this term times this term to give me the second V_x term. Finally, the third term is minus $g_{m5} V_y + g_{m7} V_y$ times i_t .

Therefore $i_t (g_{m5} + g_{ds5} + g_{ds7})$ is equal to $V_x (g_{m5} + g_{m7} + g_{ds5} + g_{ds7})$. Now we will now say that all g_m s are much much larger than all g_{ds} s. So, in other words we have saying that all the trans conductances are much larger than all the output conductances. So, if you apply this approximation $i_t (g_{m5})$ is approximately equal to $V_x (g_{m5} + g_{m7})$. And this tells me that V_x / i_t is approximately equal to $1 / (g_{m5} + g_{m7})$.

(Refer Slide Time: 19:14)

The image shows a handwritten circuit diagram and KCL equations on a lined paper background. The circuit diagram includes transistors M_7 , D_7 , M_5 , and D_5 . Node D_7 is connected to M_7 , D_7 , M_5 , and D_5 . Node D_5 is connected to M_5 , D_5 , and D_7 . A test current source i_t is connected to node D_7 . Handwritten equations are as follows:

KCL @ D_7

$$i_t = g_{m7} V_x + \frac{V_y}{r_{d7}}$$

$$i_t = g_{m7} V_x + g_{ds7} V_y$$


$$\Rightarrow V_y = \frac{i_t - g_{m7} V_x}{g_{ds7}}$$

KCL @ D_5

$$i_t = \frac{(V_x - V_y)}{r_{ds5}} + (-g_{m5} V_y)$$

So, please note that the impedance looking upwards r_{out} or r_{in} is $1 / (g_{m5} + g_{m7})$. Please note that this means that this indicates that there is inherent feedback by connecting the drain of M_5 to the gate of M_7 .

(Refer Slide Time: 19:37)



So, this is very similar to taking a common or taking transistor, and connecting it is own gate to it is source it is drain they r in for that 1 over gm. Now it turns out that even for a cascode currents mirror this feedback action gives you input impedance of 1 over gm 7.

So, this simplifies the equation alot for us. Because the small signal model can now be simplified in in a large manner. So, we will now draw the small signal equivalence circuits for the overall system. So now, the impedance looking upwards is simply 1 over gm, but i also create a voltage V x which is this currents let us call that i, i times 1 over gm.

So, remember that this V x is now connected to the note that this V x is now connected to the gate of M 8. And therefore, the currents through M 8 would be correspondingly gm times this voltages V x gm 8 times V x, this is rds 8. So now, let us complete the rest of the small signal picture while keeping this in mind. Now for the bottom portion of the circuits, we are now going to replace the cascode devices. So, signal equivalence the small signal equivalence of the cascode would be a trans conductors of value gm 1 times V d by 2. And a resistance looking out downwards which is rds 1; which is rds of 1 times gm rds of 3. And that is the output resistance of the cascode.

So, rds 1 into gm 3 r ds 3 similarly, on this side the circuits becomes this this is minus gm V d by 2 minus gm 1 V d by 2. And this resistance is again the same which is rds 1 into gm 3 rds 3. As you can see now the signal current, the direction is as follows this

currents $g_{m1} V_{d2}$ as r_{ds1} pass to split the input resistance looking upwards is much much smaller than the input resistance looking downwards. In other words $1/g_{m7}$ is much much smaller than r_{ds1} into $g_{m3} r_{ds3}$.

Therefore if this currents where i_1 all of this currents i_1 flows upwards into M7 and M5. And that generates a voltage. So now, we can now write the write subscripts here the voltage V_x is equal to $1/g_{m7}$ times i_1 . And this is nothing but I am sorry and of course, the currents directions are downwards. So, let us use the correct current directions. So, that we do not make a mistake in the signs.

So, these currents and this currents has been pulled by i_1 . So, i_1 flows through $1/g_{m7}$ this is approximately 0 because it is such a large output resistance. Now V_x is now minus $1/g_{m7}$ into i_1 . So, clearly so, i_1 is equal to minus i_1 , the x is minus g_{m1} by g_{m7} times V_{d2} . Now the currents through M2 is simply $g_{m1} V_{d2}$ flowing upwards.

Now, V_x also generates a currents through M8. So, let us call that i_8 . Now i_8 is nothing but g_{m8} times V_x . So, this is nothing but minus $g_{m1} g_{m8}$ by g_{m7} times V_{d2} . Since g_{m8} is a same as g_{m7} this is minus $g_{m1} V_{d2}$. And remember that i_8 flows upwards. Which means that is currents $g_{m1} V_{d2}$ flowing downwards into this problem. So, the currents flowing downwards is minus i_8 ; which is $g_{m1} V_{d2}$. So now, you have currents of M2 which is flowing upwards which is $g_{m1} V_{d2}$ and currents of M8 which is also flowing downwards into the same node.

(Refer Slide Time: 26:26)

Handwritten notes on a digital whiteboard:

$$i_{out} \text{ flowing from } M_8 \text{ \& } M_2 \text{ into output node} = g_{m1} v_d$$

$$i_{out} \text{ flows into } r_{out} = \left[(g_{m6} r_{ds6}) \cdot r_{ds8} \right] \parallel \left[(g_{m4} r_{ds4}) \cdot r_{ds2} \right]$$

$$\frac{v_o}{v_i} = g_{m1} \cdot r_{out} \sim \text{of the order of } (g_m r_{ds})^2$$

So, the total output currents r is nothing but the total output currents let us call that i out is minus i out from M_8 and M_2 into the output node this is equal to g_{m1} times V_d .

Now, what resistance do they flow through? Please note that this resistance is of course, is not r_{ds8} , this is r_{ds8} into and this is the cascode resistance looking upwards which is r_{ds6} , r_{ds6} g_{m6} r_{ds6} times r_{ds8} . So, this resistance is actually i_8 because we have drawn the simpler equivalence circuits of the upper cascode transistors. Now this currents i out flows into the output resistance of the overall opamp which is g_{m6} r_{ds6} times (Refer Time: 28:23) looking and parallel with g_{m3} r_{ds3} times r_{ds1} or g_{m4} r_{ds4} times r_{ds2} looking downwards.

So, this output resistance of course, gets multiplied by i out to give you d out by V_t to be equal to g_{m1} times r_{out} . So, this is the gain of the opamp clearly is of the order of of are the square of the intrinsic gain of one signal device.