

Analog Integrated Circuits
Prof. S Aniruddhan
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture – 21
One-Stage OpAmp Slew Rate


(Refer Slide Time: 00:17)

In this lecture, we are going to study a specific property of the opamp called slew rate. Before we study that we actually need to understand a particular characteristic of the opamp namely what are called the large signal transfer characteristics. So, what I am interested in is calculating $I_{D1} - I_{D2}$. So, in other words, this is the differential current flowing through M_1 and M_2 . I want to find this as a function of the differential input voltage which is applied and I am so which is $V_{in1} - V_{in2}$ that is ΔV_{in} . So, in other words, I want to plot $I_{D1} - I_{D2}$ as a function of $V_{in1} - V_{in2}$.

Now to do that I need to first calculate analytically I_{D1} and I_{D2} or the difference as a function of the input voltages. So, to do that, I need to write down the correct equations of the opamp of the transistors. So, first of all, let us assume that the total current through the opamp is $2I_{D0}$, so that each of M_1 and M_2 has a current I_{D0} . So, before we write it in this manner. So, we can write the voltage at node xy as $V_{in1} - V_{GS1}$ or $V_{in2} - V_{GS2}$. So, clearly these two quantities have to be equal. This means that $V_{in1} - V_{in2}$ has to be equal to $V_{GS1} - V_{GS2}$.

Now, what do we know about V_{GS1} , V_{GS1} is nothing but V_T of the transistor plus root of $2 I_{D1}$ over $\mu_n C_{ox} W$ over L . And similarly, V_{GS2} is V_T plus root of two I_{D2} over $\mu_n C_{ox} W$ over L . So, therefore, V_{in1} minus V_{in2} is equal to root of $2 I_{D1}$ over $\mu_n C_{ox} W$ over L minus root of $2 I_{D2}$ over $\mu_n C_{ox} W$ over L . This is the first relation I will denote this as equation one, this is the first relation between I_{D1} , I_{D2} and V_{in1} V_{in2} . Remember that V_{in1} and V_{in2} are the known variables, and I_{D1} and I_{D2} are the unknown variables for this particular calculation.

(Refer Slide Time: 03:58)



The second relationship is simply KCL at node x y which tells us that I_{D1} plus I_{D2} always has to be equal to $2 I_{naught}$. So, I will denote this by equation 2. Clearly, I have two equations and two unknowns, so I should be able to solve for I_{D1} and I_{D2} , but more specifically I am interested in solving for I_{D1} minus I_{D2} . It turns out that if you solve these equations for I_{D1} minus I_{D2} you will get the following relationship. So, you can of course, do some arithmetic manipulation. So, it turns out that I_{D1} minus I_{D2} depends on V_{in1} minus V_{in2} in the following manner. So, I_{D1} minus I_{D2} is half $\mu_n C_{ox} W$ over L into V_{in1} minus V_{in2} times square root of $8 I_{naught}$ over $\mu_n C_{ox} W$ over L minus V_{in1} minus V_{in2} the whole square. So, clearly I_{D1} minus I_{D2} is an odd function of V_{in1} minus V_{in2} . Now, what happens when V_{in1} minus V_{in2} is 0, if that happens clearly I_{D1} should be equal to I_{D2} which means they are both equal to I_{naught} . So, this equation is clear on that.

Now, if $V_{in 1} - V_{in 2}$ becomes large enough it turns out that this equation is no longer valid because we have assumed in calculating writing down this equations, we have assumed that both transistors are in saturation. If $V_{in 1} - V_{in 2}$ is large, one of the current starts decreasing, the other current starts increasing because clearly $I_{D 1} - I_{D 2}$ is finite. So, one goes out of saturation. So, this is something to keep in mind. So, if you were to plot $I_{D 1} - I_{D 2}$ as a function of $V_{in 1} - V_{in 2}$, it turns out that for very small $V_{in 1} - V_{in 2}$ this particular relationship is linear, because you can assume that you can linearize this particular expression to get a linear dependence. If $V_{in 1} - V_{in 2}$ becomes large, it turns out that this particular relationship becomes non-linear in some manner that you can determine by plotting this curve.

Now, what we are interested in are a couple of points on this curve. So, first of all, we are interested in finding out what value these two points are. So, clearly when this happens you can see that $I_{D 1} - I_{D 2}$ becomes a fixed value, and that happens when one of the transistor goes out of saturation into cut off. When that happens let us say M_2 turns off then all of the current flows through M_1 ; in other words this total current has to be equal to $2 I_{naught}$. On the other side, if $V_{in 1} - V_{in 2}$ becomes very goes negative and large the all that the current flows through M_2 , and therefore, $I_{D 1} - I_{D 2}$ is $-2 I_{naught}$ because $I_{D 1}$ becomes 0, and $I_{D 2}$ becomes $-2 I_{naught}$.

Now, another property of this is that the slope around the origin has to be equal to the derivative of $I_{D 1} - I_{D 2}$ over $V_{in 1} - V_{in 2}$. And from small signal analysis, we know that this is equal to g_m of the differential pair and that is why it happens to be linear around the origin. Now, of course, once it reaches this point, the transistor no longer has any transconductance.

(Refer Slide Time: 09:41)

For example, if you were to plot the transconductance of the device, the transconductance of the differential pair as a function of ΔV_{in} , it would look something like this; it would go to zero at some point. Our job is to find out at what point this full switching happens. In other words, I am trying to find out at what voltage the current fully switches from one side to the other or fully switch to one side. It turns out that happens when the gate source voltage of one transistor falls just exactly to its threshold voltage; and that can easily be calculated now as ΔV_{in1} , I will call that ΔV_{in1} . This ΔV_{in1} happens to be equal to root of $4 I_D$ over $\mu_n C_{ox} \frac{W}{L}$.

Now, I am going to rewrite this in a specific manner, I am going to rewrite this as root of $2 I_D$ over $\mu_n C_{ox} \frac{W}{L}$. And you can clearly see that this is nothing but root 2 times $V_{GS1} - V_T$ at the quiescent point. So, if you were to take the quiescent point of the differential path, and calculate the $V_{GS1} - V_T$ which is the overdrive voltage or the V_{Dsat} of the device. And if you were to apply root two times that voltage at the input of the differential path all of the current would switch to one side and that is this point ΔV_{in1} .


Now, we are interested in this for a very specific reason, we are now going to study what will happen if you start applying incremental steps to the input of the opamp. So, I am going to take the opamp, and I am going to start applying incremental voltage steps, so ΔV_d by 2 and minus ΔV_d by 2. So, in other words, I am applying an

incremental voltage differential voltage of ΔV_d at its input. And let us say that the opamp is driving some load capacitance C_L as we have seen before the opamp or a normally drives a capacitive load because transistors present a capacitive load when seen from the gate. Let us say this output voltage is V_{naught} .

Now, if I were to apply a differential voltage ΔV_d , let us first start by assuming ΔV_d is small. If ΔV_d were small, I can calculate what i_o is. I am now going to write down the total currents through the transistor this current is I_{naught} plus some sorry I_{naught} plus some Δi_1 this current is I_{naught} minus Δi_1 where Δi_1 is equal to g_{m1} times ΔV_d by 2. Of course, what is going to happen is that this current is going to flow through M_3 and get mirrored down to M_4 . So, current through M_4 is I_{naught} plus Δi_1 and so the incremental current total incremental current of $2 \Delta i_1$ flows through the capacitance C_L . So, I_{naught} is $2 \Delta i_1$ which is clearly g_{m1} times ΔV_d .

So, clearly the one-stage opamp acts like a transconductance of value g_m . If I were to replace it with a block diagram, it would look like this; it would look like a transconductor whose value is small g_{m1} . So, this is ΔV_d by 2 minus ΔV_d by 2, this is what the model of the opamp would look like.

(Refer Slide Time: 15:19)




So, if I were to plot the input and output voltages. So, let me first plot the input voltage. I am giving a small step voltage in the input. The output voltage now, remember the x-axis

is time; and here this is ΔV_d , and this is V_o . So, for this particular Δv_d let me call that $\Delta V_d 1$. So, i_o is equal to $g_m \text{ times } \Delta V_d 1$. So, this $i_o 1$ and for the capacitance I can say $C_L \frac{dV_o}{dt}$ is equal to $i_o 1$ because all of this current flows through the capacitor and therefore, $\frac{dV_o}{dt}$ is $i_o 1 \text{ by } C_L$ which is $g_m \Delta V_d 1 \text{ by } C_L$. Clearly, the $\frac{dV_o}{dt}$ is a constant because $\Delta V_d 1$ is constant C_L is constant and g_m is constant, therefore, the output rises as a ramp because the output current is constant.

Now, let us say I increase the value of $\Delta V_d 1$ to $\Delta V_d 2$, I apply a larger step at the input. In that case, $\frac{dV_o}{dt}$ is equal to $g_m \Delta V_d 2 \text{ by } C_L$ and so on. So, it would rise with a as a faster ramp. Now, if I were to apply a large enough step if I were to apply large and a larger step. Let us assume I apply a very large step $\Delta V_d 3$, what would happen is that the largest current that can flow out of the device is clearly limited because at that point what would happen is all of the current $2 I_{naught}$ would flow through M_1 . So, this current is $2 I_{naught}$, this current is 0; and this $2 I_{naught}$ current flows through M_3 and flows out of M_4 into the output.

Now, please note in this case $\frac{dV_{naught}}{dt}$ no longer depends on ΔV_d , it is simply $2 I_{naught} \text{ over } C_L$. So, this ramp would rise at the rate of $2 I_{naught} \text{ over } C_L$. Now, the important thing to note is that the important thing to note is that if you were to increase the slope any, if you at increase Δv_d any further you would not get any further increase in the slope of the output voltage that is important to remember. So, I will just write down the slope numbers here, this slope is $g_m \Delta V_d 1 \text{ by } C_L$ and this is $g_m \Delta V_d 2 \text{ by } C_L$. So, it is important to remember if ΔV_d is larger than $\Delta V_d 3$ slope V_o slope remains as $2 I_{naught} \text{ over } C_L$, you cannot charge the capacitance any faster. In such a case, so the opamp is said to slew and the maximum rate at which the opamp can charge or discharge a load capacitance is called as slew rate. So, the slew rate is the maximum rate of charging charge or discharge of the load capacitance.

(Refer Slide Time: 20:41)



So, let us now find out what the slew rate of the opamp is. So, let us take this opamp and let us apply a positive step. And let us assume that the opamp is charging some load capacitance C_L . As we have seen in this particular condition, the M_1 assuming that this is a positive step M_1 carries all of the two current $2I_{tail}$ M_2 has 0 current, this current is $2I_{tail}$, M_4 carries $2I_{tail}$ and that is the rate at which the capacitance is charged. So, the positive slew rate is said to be $2I_{tail} / C_L$.

Now, what happens if a negative step is applied, let us say you were to apply minus $\Delta V_d / 2$ to M_1 and plus $\Delta V_d / 2$ to M_2 . If that were the case, M_2 would have a current $2I_{tail}$, and M_1 would have 0 current, M_3 would have 0 current, M_4 would have zero current. So, M_1 , M_3 and M_4 would be cut off and all of this current all of this current would be pulled out of the capacitor C_L , so that C_L would discharge at a maximum rate of $2I_{tail} / C_L$. And this also happens to be the negative slew rate.