

Analog Integrated Circuits
Prof. S. Aniruddhan
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture – 18
One Stage OpAmp-3

In this lecture we will look at the frequency response of the one stage opamp that we have been looking at so far.

(Refer Slide Time: 00:31)

The screenshot shows a Windows Journal window titled "one-stage-opamp-freq-resp - Windows Journal". The main content is a hand-drawn circuit diagram of a one-stage opamp, labeled "One-stage Opamp - 3". The circuit is a differential pair with a common-mode feedback (CMFB) network. The differential pair consists of NMOS transistors M_1 and M_2 with gates connected to V_{DD} and sources connected to a common node Y . The CMFB network consists of PMOS transistors M_3 and M_4 with gates connected to V_{DD} and sources connected to node Y . A tail current source M_0 is connected between node Y and ground. Parasitic capacitances are indicated: C_x at node X (gate of M_1), C_z at node Z (gate of M_2), and C_y at node Y . The differential-mode input is $v_d/2$ and the differential-mode output is $-v_d/2$. The common-mode output is v_o . Handwritten notes on the right side of the diagram state: "* No DM current through C_y ", "* C_y affects CM gain \rightarrow CM gain increases at higher frequencies", and "* CMRR @ high freq. is degraded due to C_y ". A small video inset in the bottom right corner shows a man speaking.

So, to draw the frequency response let us first draw the opamp circuit.

So, this is the circuit of the 2 stage opamp, I am going to number the transistors from M_0 to M_4 , let us assume that the opamp is being driven differentially. So, I have inputs of plus $v_d/2$ and minus $v_d/2$.


Now, let us assume now that every node of the circuit has some parasitic capacitance. So, we now have 3 nodes in the circuit, I am now going to name them x , y and z and; obviously, the parasitic capacitance at these nodes will come from the internal capacitances of the transistors themselves, and once you design the opamp you will know what these capacitance values are.

For now we will just assume they are some capacitance C_x , C_y and C_z . Now what is the effect of C_y ? Now we will note that C_y is actually at small signal ground and therefore, there is no differential mode current through C_y and therefore, and of course, this is because both ends of C_y are shorted to small signal ground. So, therefore, there is no C_y makes no difference to the differential mode picture.

However C_y affects the common mode gain of the circuit, clearly the circuit originally expected high impedance looking downwards whereas, the minute you have C_y this impedance will look high for low frequencies, but at higher frequencies C_y will start presenting smaller and smaller impedances and therefore, the common mode gain which was originally 0 at very low frequencies will start getting higher and higher.

So, I just point out that common mode gain increases at higher frequencies and finally, the CMRR at high frequencies is degraded due to C . Now with that understanding we will move on to the differential mode picture of the circuit, we will now see the effects of C_x and C_z on the small signal differential mode analysis.

(Refer Slide Time: 04:58)



So let us quickly draw the small signal picture.

So, this is g_m1 times v_d by 2, and I will now express the resistances as that equivalent conductances. So, I am going to call this g_{ds1} clearly g_{ds1} is nothing, but 1 over r_{ds1} one and so on.

At this node at node x we now have 3 impedances connected up, due to the transistor being due to the drain and gate of transistor M_3 being connected, we find that the impedance that M_3 presents is now one over sorry the conductance that it presents is $g_{m3} + g_{d3}$ this is due to the feedback option.

Now, apart from this you also have capacitance C_x to ground the conductor or rather. The component the admittance component of the imaginary component of the admittance is s times C_x .

Now, this generates a voltage v_x at this node and this v_x is now applied to the gate of transistor M_4 , and that causes a small signal current i_4 . And you also have the component from transistor M_2 and this is nothing, but the current source i_2 is nothing, but g_{m2} times v_{d2} with a negative sign this conductance is of course, g_{d2} and this is g_{d4} . Current i_4 is nothing, but g_{m4} times v_x and finally, you have a capacitance C_z connected between the output loop and this is the output voltage.

So, now we can start looking at the at the signal progression through the circuit. So, let us first look at the output node. So, we can now see that voltage v_o is created by these 2 currents flowing into these 3 impedances.

So, we will write v_o to be equal to I am going to call this current i_2 is minus of i_2 plus i_4 this is the total current flowing into the node times the sum of all the impedances in the node, or it is 1 over some of all the admittances because they are all in parallel. So, that is nothing, but g_{d2} plus g_{d4} plus $s C_z$.

Now, it is our job now to find out i_2 of s and i_4 of s . So, let us now write the expression for i_2 of s .

i_2 of s is clearly minus g_{m2} times v_{d2} .

(Refer Slide Time: 09:23)

The image shows a Windows Journal window with the following handwritten equations:

$$i_2(s) = -g_{m2} \cdot \frac{v_d}{2} \quad ; \quad i_4(s) = g_{m4} \cdot v_x$$

$$v_x(s) = \frac{-g_{m1} \frac{v_d}{2}}{g_{m3} + g_{d3} + g_{d1} + sC_x} \approx \frac{-g_{m1} v_d/2}{g_{m3} + sC_x}$$

$$i_4(s) = g_{m4} \cdot \frac{-g_{m1} v_d/2}{g_{m3} + sC_x} = \frac{-g_{m1} v_d/2}{1 + \frac{sC_x}{g_{m3}}}$$

$$v_o(s) = \frac{-(i_2 + i_4)}{g_{d2} + g_{d4} + sC_x} = \frac{g_{m1} v_d}{2} \cdot \frac{1}{g_{d2} + g_{d4} + sC_x} \left[1 + \frac{1}{1 + \frac{sC_x}{g_{m3}}} \right]$$

And please remember that g_{m1} is equal to g_{m2} , g_{d1} is equal to g_{d2} , g_{m3} is equal to g_{m4} and g_{d3} is equal to g_{d4} . We are assuming that the 2 transistors on either side of the line of symmetry are identical.

Now, let us find out what i_4 is to find out i_4 , i_4 is nothing, but g_{m4} times v_x we now need to find out what v_x is.

So, i_4 is or i_4 of s is g_{m4} times v_x , and now it is our job to find out v_x of s . v_x of s is clearly equal to this current multiplied by the total impedance at that node with a negative sign. So, now, I will write this as the negative of $g_{m1} v_d$ by 2 this is the total current flowing into the node times the sum of all conductances at that node, I mean over the sum of all conductance at that node

Now, the sum of all conductances at that node is of course, g_{m3} plus g_{d3} plus g_{d1} plus sC_x . And since we know that normally g_{m3} are much larger than the corresponding g_{d3} s, I will approximate this to minus $g_{m1} v_d$ by 2 over g_{m3} plus sC_x .

Now, finally, we are in a position to write the expression for i_4 of s , i_4 of s is now g_{m4} times minus $g_{m1} v_d$ by 2 over g_{m3} plus sC_x , I am now going to write it in a very specific form I am going to say this is minus $g_{m1} v_d$ by 2 over $1 + \frac{sC_x}{g_{m3}}$,

this is because g_{m3} is the same as g_{m4} . And now the output voltage v_o of s we have seen that it is minus of i_2 plus i_4 over $g_{d2} + g_{d4} + sC_z$.

This is clearly $g_{m1} v_d$ by 2 over 1 over $g_{d2} + g_{d4} + sC_z$ times 1 plus 1 over 1 plus sC_x over g_{m3} .

(Refer Slide Time: 13:59)

$$v_o(s) = \frac{g_{m1} v_d}{2} \left[1 + \frac{sC_x}{g_{m3}} \right] \frac{1}{\left(1 + \frac{sC_x}{g_{m3}}\right) (g_{d2} + g_{d4} + sC_z)}$$

$$\frac{v_o}{v_d}(s) = \left(\frac{g_{m1}}{g_{d2} + g_{d4}} \right) \cdot \left(\frac{1 + \frac{sC_x}{g_{m3}}}{\left(1 + \frac{sC_x}{g_{m3}}\right) \left(1 + \frac{sC_z}{g_{d2} + g_{d4}}\right)} \right)$$

2 poles, 1 zero

$$\omega_z = \frac{2g_{m3}}{C_x}; \quad \omega_{p1} = \frac{g_{d2} + g_{d4}}{C_z}; \quad \omega_{p2} = \frac{g_{m3}}{C_x}$$

So, finally, v_o of s is $g_{m1} v_d$ by 2 times 2 plus sC_x over $g_{d2} + g_{d4} + sC_z$ by 1 plus sC_x over g_{m3} times $g_{d2} + g_{d4}$ plus sC_z .

Now, I am going to write this in a standard form, I want to rewrite this as v_o by v_d of s . So, this is the gain of the circuit, I want to write this in a standard form where I have 2 components the first component should correspond to the low frequency gain, and the second component should go to one at low frequencies, but should contain the poles and zeros of the system.

So, now let us rewrite this in that specific form. So, I am going to take the component g_{m1} over $g_{d2} + g_{d4}$ out of this expression because this is the low frequency gain of the circuit, and this is going to be the frequency dependent part. So, the system has one 0 at $2g_{m3}$ over C_x and it has 2 poles the first pole is at 1 plus sC_x over g_{m3} and the second pole is at $g_{d2} + g_{d4}$ over C_z . So, the system has 2 poles and one 0. So, that is the first thing we will understand and the second thing to realize is that the positions of the poles and zeroes. So, ω_z is at $2g_{m3}$ over C_x , the first pole ω_{p1}

one is at $g_{d2} + g_{d4}$ over C_z and the second pole is that g_{m3} over C_x .

Now, let us see if these things make sense. So, first of all you can see that $g_{d2} + g_{d4}$ is the smallest quantity and therefore, this pole is the closest pole is the smallest pole and therefore, this is going to be the dominant pole of the system. Now you can see that that dominant pole depends on the output conductance $g_{d2} + g_{d4}$ is the overall output conductance of the system, over the total capacitance at z which is the sum of the device capacitance and the load capacitance.

ω_{p2} is the second pole in the system and that comes about because you have the gate capacitance of the of M_3 and M_4 hanging at the common gate domain, that will be the dominant capacitance at that mode, this pole is often called the mirror pole.

Now, please note that you now have a 0 at twice ω_{p2} , the 0 frequency is at twice ω_{p2} and first of all you need to ask yourself why you see a 0.

(Refer Slide Time: 18:44)

2 poles, 1 zero

$$\omega_z = \frac{2g_{m3}}{C_x}; \omega_{p1} = \frac{g_{d2} + g_{d4}}{C_z}; \omega_{p2} = \frac{g_{m3}}{C_x}$$

Diagram showing two paths between nodes 1 and 2, each containing a pole (P1 and P2).

Normally you will find that you see a 0 when you have when you look at the transfer function between 2 paths, if you see a relative phase shift especially a frequency dependent phase shift between the 2 paths you will normally see a 0.

So, that the 2 through the 2 paths the signal adds destructively at a particular frequency do we have these 2 paths in the system? It turns out that we do if you actually look at the

path travels by the signal there are 2 paths travels by the signal, in the first path so, the signal from minus $v d$ by 2 travels directly to the output node. The signal from plus $v d$ by 2 takes a different path where it sees an extra phase shift due to the presence of $C x$, and that is why you see the additional 0 in this path and it turns out that the frequency of the 0 is at twice the frequency of the pole.