

**Analog Integrated Circuits**  
**Prof. S Aniruddhan**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Madras**

**Lecture – 17**  
**One-stage OpAmp-2**

(Refer Slide Time: 00:25)

In this lecture, we are going to look at the one-stage opamp that we saw previously in a little bit more detail. So, as we saw earlier the one-stage opamp consists of five transistors. So, these five transistors are M 1, M 2, M 3, M 4 and M 5. So, these are the five transistors. And we saw earlier that M 5 carries a current  $2 I_{\text{naught}}$  and purely because of the symmetry between M 1 and M 2, there will be a current  $I_{\text{naught}}$  through each of these two sides, and the output is taken at the drain of M 2.

Now, let us look at the dc picture in a little bit more detail. So, clearly if M 1 and M 2 have bias current of  $I_{\text{naught}}$  each, the bias current of M 3 and M 4 is also  $I_{\text{naught}}$  each, because there is no current through the gates of M 3 and M 4. And the bias point at node x which is the drain of M 1 happens to be the  $V_x \text{ DC}$  and this will be the supply voltage  $V_{DD}$  minus the source gate voltage of three or four; and this source gate voltage remember is calculated at a bias current  $I_{\text{naught}}$ . So, the bias points of M 1, M 2, M 3, M 4 are calculated with a bias current  $I_{\text{naught}}$ ; the bias point of M 5 is calculated with a bias current of  $2 I_{\text{naught}}$ . So, node x is at a voltage  $V_{DD}$  minus  $V_{SG 3,4}$ .

Now what about let me call the common source node of M 1 and M 2 as node y. So, node y, and I will also call the output as node z, because we will be coming to that next. So, we need to find out the bias voltage at node y to do that we need to do something about what voltage is applied to the circuit. So, I am going to say that the input has some  $v_b$  bias voltage and a differential voltage  $V_d$  by 2 and minus  $V_d$  by 2 applied to the two halves.

Now, if you look at the if you look at the two sides from a bias point of view, now you see that all bias voltages should ideally be symmetric and the two transistors have the same current and therefore, should have the same  $V_{GS}$  voltage  $V_{GS1}$  will be the same as  $V_{GS2}$ . And therefore,  $V_y$  should be  $V_B$  minus  $V_{GS1,2}$  at a current  $I_{naught}$ , this will be the DC voltage at node y. And purely from symmetry, if everything is matched between the two halves of the circuit we can say that  $V_z$  will be equal to  $V_x$  will be equal to  $V_{DD}$  minus  $V_{SG3,4}$  at a current  $I_{naught}$ . This is purely from symmetry; in reality, the DC voltage at node z will be set by DC negative feedback around the opamp. Now, we have now said that DC operating points of all transistors, we know the  $V_{GS}$ , we know the  $V_{DS}$  we know the bias currents now let us look at the two other important DC parameters of interest, what is called the input and output common-mode range.

(Refer Slide Time: 05:42)

$V_y = V_{CM,in} - V_{GS1,2}$   
 Input Common-mode range (ICMR)  
 Output " " " (OCMR)

$\downarrow V_{CM,in} = V_y = V_{CM,in} - V_{GS1,2} \Big|_{I_0}$   
 till  $M_5$  goes to edge of triode region

So, now since the input bias voltage is common between both sides the average voltage between the two inputs is now, going to be the common-mode voltage in this case as I have drawn it I am going to call it  $V_{CM}$  in which is the same as  $v_{bias}$  which I drew in the previous page. This is the input common-mode voltage, on top of which I have a differential signal that is being applied. Now, of course, in this scenario  $V_y$  is equal to  $V_{CM}$  in minus  $V_{GS1,2}$ . And clearly you can see that what I have called as  $V_{CM}$  in is the same as the DC voltage  $V_B$  that I had drawn on the previous page.

Now, I need to find out a quantity called the input common-mode range and which is I am going to abbreviate it by ICMR; and the output common-mode range and I am going to call that OCMR, just for brevity. Now, assume that the average voltage at the input is changed it can be either decreased or increased, I want to find out what the absolute limits are for this particular input common-mode voltage  $V_{CM}$  in; and I can say the same thing for the output common-mode voltage  $V_{OCM}$  or the output common-mode value.

Now, suppose I start decreasing  $V_{CM}$  in, as you can see if I decrease  $V_{CM}$  in the as long as  $M_5$  has a very large output resistance its current  $I_{naught}$  will not change too much, and the two transistors  $M_1$  and  $M_2$  will still carry the same current  $I_{naught}$ . And an immediate consequence of this is that they will have the same gate source voltage, and therefore,  $V_y$  will follow  $V_{CM}$  in, but with a difference of  $V_{GS1,2}$  at a current  $I_{naught}$ . This will happen till  $M_5$  goes to the edge of triode. So, if I keep reducing the input average value, the value of  $V_y$  will follow it directly because  $M_5$  even for changes in the drain voltage  $M_5$  keeps the current constant it is meant to be a current source. And therefore,  $V_y$  will follow  $V_{CM}$  in, but this will happen only till  $M_5$  is in the saturation region. The minute it goes into the triode region, any change in  $V_y$  will cause a large change in  $I_{naught}$ . So, till that happens the circuit will behave properly and the  $g_m$ ,  $r_d$  s etcetera of  $M_1$ ,  $M_2$ ,  $M_3$ ,  $M_4$  will be maintained.

(Refer Slide Time: 09:50)

$$\min V_{CM,in} \text{ happens when } V_y = V_{B5} - V_{T5} = V_{Dsat5} \Big|_{2I_0}$$

$$\min (V_{CM,in}) = V_y + V_{GS_{1,2}} = V_{Dsat5} + V_{GS_{1,2}} \Big|_{2I_0}$$

$$\uparrow V_{CM,in} : V_y \text{ follows } V_{CM,in}$$

$$V_x = V_{D1} = V_{DD} - V_{SG_{3,4}} \Big|_{I_0} \text{ is constant}$$

$$\max (V_{CM,in}) = V_{DD} - V_{SG_{3,4}} + V_{T1}$$

$$ICMR = \left\{ \min V_{CM,in}, \max V_{CM,in} \right\}$$

The diagram shows a differential pair of transistors  $M_1$  and  $M_2$  with a common-mode input  $V_{CM,in}$  and a current source  $M_5$  connected to their drains. The drain voltage of  $M_1$  is labeled  $V_x$  and the gate voltage of  $M_5$  is labeled  $V_y$ . The current source is labeled "constant".

So, the minimum value of  $V_{CM}$ , the minimum value of  $V_{CM}$  in will happen when  $M_5$  is at the edge of triode region; and at that point  $V_y$  is equal to  $V_{B5}$  minus  $V_{T5}$ . And this voltage because there is no signal component this also happens to be  $V_{Dsat}$  of  $M_5$  calculated remember at a current  $2I_0$ . At this point the two currents in  $M_1$  and  $M_2$  the currents in two transistors  $M_1$  and  $M_2$  is still  $I_0$  each; and therefore, the minimum value of  $V_{CM}$  in is equal to  $V_y$  plus  $V_{GS_{1,2}}$  which is nothing but  $V_{Dsat5}$  plus  $V_{GS_{1,2}}$ . Again I just wanted to point out that  $V_{Dsat5}$  is calculated at a current  $2I_0$ , whereas  $V_{GS_{1,2}}$  is calculated at a current  $I_0$  because these are the respect of bias points. So, the input common-mode voltage cannot be below this value.

Now, next we will see what happens if you start increasing  $V_{CM}$  in. If this happens of course,  $V_y$  still follows  $V_{CM}$  in, but the nice thing about this is that  $V_y$  is now going to increase. And when this happens  $M_5$  goes further and further away from the triode region which works well for us. So,  $M_5$  there is no problem with transistor  $M_5$ . But let us quickly look at transistor  $M_1$ , if you look at the drain voltage of transistor  $M_1$ , this is actually  $V_{DD}$  minus  $V_{SG_{3,4}}$ . So, as you can see  $V_{DD}$  minus  $V_{SG_{3,4}}$  is the voltage at node x. So,  $V_x$  is  $V_{D1}$  is  $V_{D1}$  and that is nothing but  $V_{DD}$  minus  $V_{SG_{3,4}}$  of course, at a current  $I_0$ .

Now, if I change  $V_{CM}$  in, the current source  $M_5$  keeps the total current at  $2I_0$ ; and the currents through each branch still  $I_0$ , and therefore, this voltage is constant.

And now you have a situation where for transistor M 1, I have the three voltages the gate voltage is  $V_{CM}$  in which is increasing,  $V_y$  is also increasing at the same rate, so that it maintains a constant  $V_{GS}$ , but this voltage is constant. Therefore, eventually transistor M 1 will hit the edge of the triode region and this tells us that the maximum value of  $V_{CM}$  in the input common-mode will happen when M 1 is at the edge of triode region. And that will happen when the gate voltage is exactly one threshold voltage above the drain, so that will be  $V_{DD}$  minus  $V_{SG3,4}$  plus  $V_{T1}$ .

Now, the input common-mode range is clearly the range of input common-modes for which the circuit behaves properly, and all transistors are in saturation. And this happens to be a voltage which is minimum  $V_{CM,in}$  to maximum  $V_{CM,in}$ , this range of voltages is called the input common-mode range. What about the output common-mode range that is a little bit easier to see.

(Refer Slide Time: 15:30)

The image shows a handwritten slide titled "OCMR" with a circuit diagram and associated equations. The circuit diagram is a differential pair with a PMOS load and a tail current source. It includes transistors  $M_1, M_2, M_3, M_4, M_5$ , nodes  $X, Y, Z$ , and current sources  $I_o$  and  $2I_o$ . The output common-mode voltage is  $V_{CM,out}$ . The equations define the maximum and minimum values of  $V_{CM,out}$  based on which transistor reaches the triode region.

$\uparrow V_{CM,out}$  : eventually  $M_4$  is at the edge of triode  
 $\max(V_{CM,out}) = V_{DD} - V_{SDsat4}$   
 $\downarrow V_{CM,out}$  :  $M_2$  is at edge of triode  
 $\min(V_{CM,out}) = V_{CM,in} - V_{T2}$   
 $OCMR = \{ \min V_{CM,out}, \max V_{CM,out} \}$

If I take this circuit, and look at its output. So, I am going to call that  $V_{CM,out}$  or  $V_{CM}$  out. So, the maximum value of  $V_{CM,out}$  happens when M 4 is at the edge of triode region. So, if you try to increase  $V_{CM,out}$ , eventually M 4 is at the edge of triode and this will happen at a voltage maximum value of  $V_{CM,out}$  when this is exactly  $V_{DD}$  minus  $V_{SD sat}$  of M 4. Because that gate of M 4 which is  $V_x$  is at  $V_{DD}$  minus  $V_{SG}$  the drain can go one threshold voltage above the gate because it is a PMOS transistor and

this will be the voltage which can be which this will be the maximum voltage at the output that can be achieved without sending  $M_4$  into triode.

Now, what happens if you decrease  $V_{CM\ out}$ , if you do this, you can see that the gate of  $M_2$  is held at  $V_{CM\ in}$  and remember for the common-mode we are not looking at  $V_d$  at all, we are not looking at the swing limits this is more of a common-mode range thing. So, the minimum value of  $V_{CM\ out}$  will be achieved when  $M_2$  is at the edge of triode. And this will happen at a voltage when the drain of  $M_2$  goes one threshold voltage below the gate and the gate of course, is at  $V_{CM\ in}$ , remember that the opamp will have a particular common-mode anywhere in the input common-mode range. And once you have chosen the input common-mode range, the output can go only one threshold voltage below the input common-mode value. And now of course, the output common-mode range of the circuit is this range, which is minimum value of  $V_{CM\ out}$  to maximum value of  $V_{CM\ out}$  this is the output common-mode range of the opamp. So, these are the two other important DC parameters of the opamp.