Analog Circuits Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

Module - 06 Lecture - 14

(Refer Slide Time: 00:12)

CS amplifier	using Amain	feedback	12V 22001 =	3 12V -
(20M) Rg 2 604	~	(V. V.	T -	
	2 400 215	op. joint	2	_
\$ looks 3'-]		increment	,	
IV:	ven land	105,705 ≥ VAS,W	F¥	90
- G, G, R	very large	VENT > VENT	-Y)

To illustrate calculation of swing limits, we will now study these swing limits of common source amplifier with a different biasing arrangement that is using drain feedback. Now the common source amplifier using drain feedback looks like this. We have the input source which is ac coupled to the gate of the transistor, and there is a current source which biases the drain and there is feedback to the gate using a very large resistor R_G and of course, there is the load. And for illustration, let me assume that the supply voltage is 15 volts; this C_1 , C_2 , R_G are all very large; very large meaning and they are very large, you can make certain approximations essentially that R_G almost behaves like an open circuit and C_1 and C_2 behave like short circuits.

Now, if this is 100 k Ω , and let us say $R_G = 20 M\Omega$ or so, this constraint is easily satisfied; C_1 and C_2 , I would not evaluate, but we have done it many times and you know how to do that. And let me say that the load resistance is 40 k Ω . Just to make it more interesting, and also to illustrate a point which will come later I will assume that this current source here this 200 μ A is replaced by a resistor, I had mentioned earlier that many times you do not want to use current sources but you use resistors for biasing especially in case of discrete circuits.

So, let say we do that . what resistor do you substitute with you know what current source this is it is 200 μ A and you know what voltage drop there is across it. Because for a drain current 200 μ A, the gates source voltage of the transistor is three volts; and because no current flows through R_G for dc, the drain source voltage is also three volts. So, this point here is at three volts, and this is at the supply voltage of 15 volts. So, there is 12 volts across 200 μ A ; 200 μ A with 12 volts across it is replaced by a resistor which is (12v/ 0.2mA) are 60 kΩ. So, I will do that so 60 kΩ.

Now let us analyse the swing limits of this. Now the procedure to analyse swing limits is always the same. You first compute the total quantities, $V_{GS(total)}$, $V_{DS(total)}$ and $I_{D(total)}$. To calculate the total, you sum the operating point plus the increment and the increment, of course, comes from small signal linear analysis and that is where the approximation comes in, so that is the approximate part, but that is ok. And then you apply the condition for the transistor going into triode region or to prevent it from going into triode region and to prevent it from going into cut off. And for cut off, we always use the criterion based on drain current as opposed to the gate source voltage.

Now, while evaluating the condition for the transistor going into triode region, you can either use the $V_{DS(total)}$ in terms of $V_{GS(total)}$ or sometimes you can just use the drain and gate voltages, this also has been discussed before. But of course, you have to use the total voltages, not just the quotient voltage or the incremental voltage. The one of these is convenient in some cases, the other one convenient in other cases. So, let us carry out that out for this particular circuit.

(Refer Slide Time: 04:37)



By now you should be quite fluent with calculating the operating point, writing down the small signal picture and doing those calculations on the small signal incremental circuits. So, I will go quickly through those parts of it and spend time on actual calculation of the swing limits. And also because we have been using the same transistor parameters; in fact, i did not even mention that as usual $\mu_n c_{ox} = 10 \ \mu A/V^2$, and the $V_T = 1V$ and W/L = 1. So, that is why for a 200 μ A of current, I have the gate source voltage of 3 v; and this is 60 k Ω and the load is 40 k Ω and these are large ac coupling capacitors. So, the operating point is that $V_{GS0} = 3 v$ and $I_{D0} = 200 \ \mu$ A and V_{DS0} that is quotient V DS is also 3 volts, because no current flows through this.

Now, coming to the signal picture so let us say $Rs = 100 \text{ k}\Omega$ again it is does not matter, which is v_i , 100 k Ω and I have the transistor gate, drain, and source. I have this 60 k Ω resistor, I use for biasing; and 40 k Ω load resistor, this is v_{GS} , and this is $g_m * v_{GS}$. You also know having done this calculation many time before that g_m at this operating point is 200 μ S. There is the resistor R_G , but we have chosen its value to be so very large that it can be neglected. You can refer to the lesson on common source amplifier using drain feedback to see the constraint R_G are chosen it to be so large that it is negligible. So, I am not even going to included it in any of the calculations, it is as good as it being an open circuit.

And this 20 M Ω is some value I put down, you can even imagine a much higher value like 50 K Ω or whatever. Now the parallel combination of these two 60 and 40 k Ω is 24 k Ω . So, from

this, we can see that the incremental gate source voltage is v_i itself, because no current flows into the gate and R_G so large that no current flows into either. So, I assume that all of v_i appears here just it like it would in a common source amplifier so v_i appear there. The incremental drain source voltage is nothing but - $g_m^*(R_D \parallel R_L)^* v_i$.

So, this is - $g_m^*(R_D \parallel R_L)^* v_i$ and in this particular case it is - 4.8 * v_i , this product is 4.8. And the drain current, again assuming no current through R_G , all of it flows here, and that is equal to g m times v_i . So, the incremental drain current is g m times v_i or 200 micro Siemens times v_i . Let me put those things down, the incremental $v_{GS} = v_i$; $i_D = 200 \ \mu S * v_i$ and v_{DS} which is here between these two it is nothing but the output voltage, it is - 4.8 * v_i ; with v_i equal to zero, here you get the operating point conditions and from this picture you get the incremental quantities. So you add the operating point quantity to the corresponding incremental quantity.

(Refer Slide Time: 09:42)



So, the total quantities will be $V_{GS(total)}$ is the operating point part plus v_i . $V_{DS(total)}$ is the operating point part - 4.8 * v_i , that is the incremental part of it and $I_{D(total)}$ is 200 μ A + 200 μ S * v_i . now the cut off due to triode region or to prevent it from going into triode region prevent the transistor M 1 from going into triode region i will call this M 1 $V_{DS(total)} \ge V_{GS(total)} - V_T$ and the condition is exactly the same as before we are talking about a common source amplifier.

So, what do we have $V_{DS(total)}$ is $V_{DS0} - g_m^*(R_D \parallel R_L) * v_i$ and this should be greater than $V_{GS(total)}$ that is $V_{GS0} + v_i - V_T$. So, as usual v_i has to be less than $V_{DS0} - V_{GS0}$, this is the quiescent drain gate voltage how far the drain is above the gate at the operating point plus V_T that is because drain can below the gate by one V_T , but not more than that divided by $(1 + g_m^*(R_D \parallel R_L))$, the gate is going up the drain is coming down. So, you have this in the denominator and in this particular circuit V_{DS0} and V_{GS0} are exactly same.

(Refer Slide Time: 12:06)



In fact, that is one of the disadvantages of this configuration using drain feedback because the quiescent drain voltage and gate voltage will be a exactly same as each other. So, that is means that there is not a lot of room for the gate voltage to rise and drain voltage to fall before it enters triode region. If you had different kind of biasing or somehow modify the biasing, so that this voltage is far above the gate voltage in quiescent condition. Then the swing limit will be higher because the gate voltage can raise by a large amount and drain voltage fall by large amount before the transistor enters triode region.

(Refer Slide Time: 12:39)

rom going into trioze To prevent M 10+U.-Y

So, any way in this case V_{DS0} = V_{GS0} = $3v\,$ and V_{T} = 1v. So, it transfer that

- $v_{i} \leq 1 v \: / \: (\: 1 + 4.8 \:)$
- $v_i \leq 1 v \: / \: (\: 5.8 \:)$

 $v_i\!\le\!0.17v$

. So, v_i has to be below 0.17 volts

(Refer Slide Time: 13:06)

HOP VOD ? ? . • Z• 0.0.

And if you evaluate the cut off limit to prevent cuts off M 1, $I_{D(total)} \ge 0$. As I mentioned in the previous lessons, another possible limit it is to say $V_{GS(total)} \ge V_T$, but we do not use this limit we use this one. So, which means that

 $I_{D0} + (g_m * v_i) \ge 0$ or

 $v_i \ge$ - $I_{D0}/ \: g_m$, in our case it is

- 200 μ A / 200 μ S = 1 V.

So, the limits for v_i are that $v_i \le 0.7 v$

and this limit is to prevent it from going into triode region and it has to be greater than minus one volt and this limit is to prevent from cutting off.

So, v_i if I plot v_i the limits are some where here the upper limit is 0.17 volts, and the lower limits = -1 V. So, these are the limits and as far as we are concern according to crude approximation within this limit, it behaves like a linear amplifier. We know that as the input amplitude increases, the distortion the non-linear products slowly increase because the small signal or incremental analysis with linear approximation breaks down, but to get an estimate of how much signal we can apply we say that if it is within this swing limits then the amplifier behaves linearly and otherwise it does not. So, you could have any signal which is within this limits and it will behave linearly, but let us say if it goes outside that then in these parts it would not faithful reproduce the input signal.

So, clearly you should avoid this . now if your signal happens to be sinusoidal then obviously, it has to be symmetrical around zero. So, then the smaller of these two limits 0.17 and - 1 will decide the amplitude. So, if you have the sinusoid the only way to fit a sinusoid here is to have an amplitude is either 0.17 volts or below. So, if you are interested in having symmetrical limit which is mostly the case, you should adjust your swing limits so that you do have symmetry. So far all our analyses has focused on the small signal picture, but the swing limits do very much dependent on the operating point. So, we have many options right different kinds of biasing and different values of quiescent V_{DS0} , V_{GS0} etc that could be chosen. So far, we would choose them arbitrarily, but we know their role, they play role in setting the swing limits. So, we have to choose the correct biasing technique, the convenient biasing circuit as well as the correct quiescent parameters to get the optimum swing limit.

(Refer Slide Time: 17:30)

11 1 1 1 1 1 1	V,=	4.802
-IV = V. = VII	- cutly	
-0.831 ≤ 0, ≤ 9.87		and the second
		0

So, let me also write down that maximum sine wave that can be fed in has an amplitude of zero point one seven volts now this cut off limit is one more interesting thing here to see exactly what happens at cut off, we have expressed the limits in terms of the input voltage v_i ,

-1 V < $v_i \le 0.17$ V

. Sometimes you want know what is the output signal that can be produced so that it is faithful copy of the input and that is very easy to calculate, because we still use the relationship between input and output based on the small signal incremental picture; in our case,

$$V_0 = -4.8 * v_i$$
.

So, from this, we can write that V_0 should be between 4.8 volts which is due to this one, it is

$$-1 V * -4.8 = 4.8 V$$

so that limit appears here. So, this is due to cut off and on the other side we have

$$0.7 \text{ V} * - 4.8 = -0.83 \text{ V}$$

So, if you evaluate the limits in terms of the outputs this is what you will get. So, this is due to cut off and this or this is due to triode.