Digital Control in Switched Mode Power Converters and FPGA-based Prototyping Dr. Santanu Kapat Department of Electrical Engineering Indian Institute of Technology, Kharagpur

Module - 10 Steps for FPGA Prototyping of Digital Voltage Mode and Current Mode Control Lecture - 92 Steps for FPGA Implementation of Mixed-Signal Current Mode Control

Welcome back. So, previous lecture we have shown a live demo of digital voltage mode control. In this lecture, we are going to show the Step for FPGA Implementation of Mixed Signal Current Mode Control with the live demo.

(Refer Slide Time: 00:37)



So, here we will show a harder setup prototype of a digital control buck converter. Step for FPGA implementation of mixed-signal current mode control and followed by a live demo of load and reference transient performance.

(Refer Slide Time: 00:49)



So, we have discussed mixed signal current mode control in lecture numbers 75, 76, 77, and 78 all 4 lectures we have discussed in sufficient detail. These are test prototypes of the buck converter and there is a prototype of the power converter, and buck converter signal conditioning board, and below we will be using FPGA.

(Refer Slide Time: 01:12)



And these are the buck converter then we will be using the signal conditioning board and the Xilinx FPGA. And you can see this interface and this interface we are plugged in because this

interface and this interface we are just plugging in onto that. So, that is why that board is not visible.

(Refer Slide Time: 01:31)



So, this is the FPGA kit, that we have demonstrated and this is connected to the signal conditioning board on the top. Just a board-to-board connector and this is a picture of the live demo picture of the hardware setup we will be going to a live demo shortly, but I just want to give you a glimpse. So, through a computer, we are programming this FPGA, and then running the whole converter.

(Refer Slide Time: 01:57)



So, this is the load transient performance using current mode control, and mixed-signal current mode control. And the first channel is our 3.3 volt input which you know is the input to the buck converter, which is these two probe these two supply is connected is the ground resupply. Then this second supply of 10 volt is used to power a dc dse through the regulator and the op-amps and so on.

And this is the voltage probe to demonstrate in this channel 2 and the current probe is used in channel 4.

(Refer Slide Time: 02:38)



We have in the mixed signal current mode control, what we want to implement inside this logic, inside this. So, you have a dc DAC here, because in mix signal we require both ADC and DAC, but after this interface when you go to the bottom side of the board it is an FPGA where we are going to consider this algorithm ok. And this thing we have discussed in sufficient detail.

(Refer Slide Time: 03:00)

Steps for FPGA based Implementation	
Identification of control architecture	
Synthesis of Verilog code	
Generate bin file	
Load the file to FPGA board	
NPTEL Online Certification Cour IIT Kharagpur	ser

And the step for implementation is presented in lecture number 57. So, if one can refer for more detail and in today also we are going to demonstrate this thing you know this step we will demonstrate in an actual hardware prototype.

(Refer Slide Time: 03:15)

A disastructure d'all'inter d'all'anter de la construcción de la const	<pre>setWill Conversely (C) Converse</pre>	The Received of the second sec
The of the other othe		

And the code is the main code mixed signal current mode control. This Verilog code has been explained I mean we have explained this Verilog code I think lecture number 76 in detail.

And we have considered different submodules for this 1 clock, 1 digital PI controller, 1 current reference, 1 PWM with dead time, and 1 with the UCF file which is to define the i o pins.

(Refer Slide Time: 03:44)

Therethequer 20100: 1000 hereoweardwords deput 201000: perception for the Marky perception of the Marky percepting percep	The K
3 ml di nov () ml () inter internationalities 1 di mutationalities 1 di mutationalities 1 mm () nov () nov () internationalities 1 di mutationalities 1 di mutationalities 1 mm () nov () nov () internationalities 1 di mutationalities 1 di mutationalities 2 mm () nov () no	

(Refer Slide Time: 03:48)



So, the main code is divided into 3 pages, because it's a long code, and then we have. So, this code of this main code of mixed-signal current mode control is explained already in lecture number 77, I believe 76.

(Refer Slide Time: 04:02)

EPECA based Implementation – clock generation	Tar Control Co
21 Environment State Environme	
mm	
MPTEL Online Certification Courses	

(Refer Slide Time: 04:16)

Construction C	ed Implementation – digital PI controller New Low Methods (March 2000) All All March 2000 (March 2000) Control digital Pi out of 0 Control digital Pi out of	THER IS Decyn Swe 347
the of the point of the po	20 platesteerdeling.teerdeling.teerdeling.teerdeling. platesteerdeling.teerd	

(Refer Slide Time: 04:25)



(Refer Slide Time: 04:27)

FPCA bass	$\begin{array}{c} \textbf{edd} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	- current reference	
 Bet 15 beg () ne () dans () Bet 15 beg () ne () dans () Bet 15 beg () ne () dans () Bet 16 beg () dans () Bet	27 29 20 20 20 20 20 20 20 20 20 20	(vender: □) (a) constatement (b) (a) (b) (b) (b) (b) (b) (b) (b) (b) (b) (b	
	NPTEL	Online Certification Co IIT Kharagpur	nurses

And then the clock generator circuit we have presented both for digital and current mode and voltage mode control for both in lecture numbers 72 and 76. So, I am not going to discuss this again. Digital pi controller I think we have demonstrated in lecture number 77 we discussed. So, we are not going to discuss this, but this is just the screenshot and then the current reference generator generation we have discussed in lecture number I think it is lecture number 76 that we have discussed.

(Refer Slide Time: 04:37)

De en 16 des D en D ann R mer sens sant el 1 de enclaration - D de destantes - D de	A di settember 201911 Ordinarement de la constance de la constance de la constance de la constance de la constance de la constance de la constance de la constance de la constance de la constance de la constance de la c	$\label{eq:constraint} \begin{split} & \partial D_{i} = \partial D_{i} $		
	Start Pd Deeps () File () Librate () E E	ge hannen (sal af delle 🗍 👔 Meel, Speck, OKC z 🗌 👔 diget, Physionistes 🗌 👔 aanet, obereas z 🗌 👔	0 Mit, Audine, moder 0 +0 # X	
🖬 🖉 Type Free To search 💦 🖉 🛛 🖉 📓 📓 👔 🔹 🕜 🔹 🖉 👘 👔 👔	e 🚺 Green 💽 Green 🔬 memory 🐧 meter Hantes 11 P. Type here to search	0 · · · · · · · · · · · · · · · · · · ·	LUTGET ang	

And what is the block then PWM dead time circuit we have discussed in lecture number 76, yeah?

(Refer Slide Time: 04:47)

PPGA based Implementation – UCF file	The RC THE December State Sta
Protects unit Protects Protects unit Protects unit Protects Prot	

Now, this is the user constant file. So; that means, this user constant file is 2 you can see all these addresses are given. So, this ADC vector 10-bit ADC, 12-bit DSC then it will also have a load Q load address and then transient type through a switch and we will also consider a comparator here. This is a clock and I think this comparator should be enabled. So, I do not know if it should be enabled here.

(Refer Slide Time: 05:19)

FPCA base		nming file	The Re RED Experiments Size 27
The first have in the line of	er () () Sore/stensor () () Perjastingunas (ی پر این میریمریس(میلا) (۱۹۹۵) (۱۹۹)) (۱۹)) (۱۹)) (۱۹)) (

And then yeah. So, this is enabled sorry this is a write file. I think the earlier one was not the written file. So, this is the right file programmable file, because only what was disabled is now enabled for this con.

(Refer Slide Time: 05:36)



And next this is what we are going to demonstrate now; that means, this is a picture of the prototype that we are going to consider. So, now, we are going to the live demonstration. So, now, we are going to demonstrate mixed signal current mode control. This is a part of this lecture that we have already shown using a screenshot of what are the steps you know, first of

all, we discuss in detail the Verilog code for implementing mixed signal current mode control in 8th the ek, and in this lecture, we have demonstrated what is the step that user constant file? The main module sub module how to instantiate. Then we have shown how to dump this code into our FPGA.

(Refer Slide Time: 06:21)



So, I am not going to repeat that it has already been in the dump. Now, we are going directly to the hardware. So, this code is running. Now, we are turning on the power supply 3.3 volt is the input and we are making first let us say we are making load transient. So, this is a load transient where again we are changing the load current from, yeah.

So, the load current was initially the resistance was 13.5 ohm now we have to make a load step transient. How? We have added the parallel resistance is 0.33 ohm with the 13.5 ohm. So, effectively it was becoming like 0.32 ohm. So, this has created a load step of roughly 3 ampere. So, it is going you can see the current load step happening and because of the load step of the transient there is a voltage undershoot, and if you just stop it you can see the voltage undershoot at 3.3 volt input.

And then there is a followed load step-down transient. So, we got a reasonably good transient response, but we are going to design the current mode control in the subsequent lecture in the 11th week, but here we have considered some reasons I think good parameters of the KP and ki, which we have presented in the class, but we will show the step for design in the 11th week the lecture in the 11th week.

So, now, this is the load step-up transient load step transient.

(Refer Slide Time: 07:56)



(Refer Slide Time: 08:10)



Now, we have a switch provision we have discussed. If you change this switch position it is making a reference transient. So, in the reference transient if you trigger it I want to show that this is for first it is going to step up reference transient where it is changing from 11 volt, because 1, 2, 3, 4, 5, 1 volt so; that means, the 5 division 1 division is for 0.2, you can see 0.2 volts.

So, 1 volt to 1.1 volts step-up transient followed by the step-down transient and this is the current overshoot during step-up and current undershoot during the step-down transient. So, this is the response of the current mode control since the reference is generated from the inside. So, this has I mean there is no excess delay. So, it responds almost immediately, and because of this, you know finite output impedance, because we cannot make the closed loop faster than one-fifth or one-sixth of the switching frequency closed-loop bandwidth because we also discussed the small signal validity.

So, this is what about the mixed signal current mode control, now we are going back to our class.

(Refer Slide Time: 09:07)



So, just now we have completed we have shown the live demo of the mixed signal current mode control. Where we have discussed the harder setup prototype of a digitally controlled converter, we have demonstrated steps for FPGA implementation through a live demonstration and we have seen the load and reference transient performance. That is it for today.

Thank you very much.