


**Digital Control in Switched Mode Power Converters and FPGA-based Prototyping**  
**Prof. Santanu Kapat**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Kharagpur**

**Module - 08**  
**Digital Controller Implementation using Fixed-Point Arithmetic and Verilog HDL**  
**Lecture - 80**  
**Implementing Digital Pulse Skip Modulation and Experimental Results**

Welcome to this lecture we are going to talk about the Implementation of Digital Pulse Skipping Modulation using Verilog HDL coding programming and also we are going to show some experimental case studies.

(Refer Slide Time: 00:40)




**Concepts Covered**

- Verilog HDL Implementation of Digital Pulse Skip Modulation (PSM)
- Experimental results of a DCM Buck Converter under Digital PSM

The slide features a dark blue header with the title 'Concepts Covered' in white. Below the header, there is a list of two bullet points. In the bottom right corner, there is a small video inset showing a man in a light blue shirt. At the bottom of the slide, there are logos for IIT Kharagpur and NPTEL.


So, in this lecture, we will talk about Verilog HDL implementation of digital pulse skipping modulation and the experimental result of a DCA buck converter under digital pulse skipping modulation.

(Refer Slide Time: 00:50)



So, if we recollect our digital pulse skipping modulation we are talking about a very basic digital pulse skipping and we have discussed this in the previous lecture on this operation.

(Refer Slide Time: 01:01)



And we want to design this block inside the FPGA; that means, this will be our we have to design FPGA base implementation.

(Refer Slide Time: 01:15)

### Recap of Top Down Design Method in Voltage based Digital PSM

**Subsystems:**

- Main module : Digital PSM
- Clock generator
- PSM logic
  - PWM duty generation
  - PSM logic generation

So, I would say we want to design this block, this block we want to design using Verilog HDL, we want to write Verilog HDL and we want to prototype using FPGA. So, we have started the discussion of various modules, so we will consider one main module and two other modules.

(Refer Slide Time: 01:41)

### Digital\_PSM Module

```

module
Digital_PSM(clk,clk_adc,pwm_high,pwm_low,
adc_data,Q_load,Q_L,R_tran);
// input-output port declaration
input clk,Q_L,R_tran;
output clk_adc,pwm_high,pwm_low,Q_load;
input signed [9:0] adc_data;

// declaration of wire and register variables
reg signed [9:0] N_out;
wire signed [9:0] N_e;
wire signed [18:0] N_con;
wire f_pwm;
    
```

So, let us go back to the Verilog.

So, this is our module the module name is digital PSM then bracket all the input-output ports and this will interface with our real world; that means, you say file with the actual device pin.

So, you need a high-frequency clock then the ADC clock PWM high signal PWM low signal ADC data that will be used and we are also giving some transient to load Q load and then the type of transient. So, here we are talking about we are not considering a transient case study yet, because when you go to multimode only this makes sense. Because if you go to high load and operate in pulse skipping this is not desirable because there is no pulse skipping ok.

Because I will show you even if you decrease the input voltage if you fix the duty ratio at a certain voltage there will be npulse-skippingng operation and as a result, there will be no output voltage regulation also. So, here we have to declare the port input-outputt port. So, that clock ql r is the input ADC clock PWM high PW low Q load is the output.

And this is a sign data coming from the ADC and this is in the Q 1 dot 9 format in 2 s complement. Then this part we have already discussed that we are talking about output then control signal ok and then error.

(Refer Slide Time: 03:10)

**Digital\_PSM Module**

```

// Reference voltage commands : Vref and delta_Vref
parameter N_ref_nom=10'sb0_010001010; //Q1.9 signed
parameter delta_N_ref=10'sb0_000001110; //Q1.9 signed
parameter duty_command=10'sb00_010000000; //Q2.8 signed
wire signed [9:0] N_ref;
reg signed [9:0] N_ref_temp;

// Output voltage from ADC and generate error voltage
always@(posedge f_pwm) begin
N_out<={adc_data[9:1],1'b0};
end
assign N_e=N_ref-N_out;

```

Handwritten notes on the slide:

- $N_{ref} = N_{ref}(nom)$
- $N_e < 0$
- $N_e[9] = 1$
- $D = 0.125$
- Waveform labels:  $2V$ ,  $0.25$ ,  $0.25$ ,  $0$  to  $2V$ ,  $2V$ ,  $0010 \dots 00$ ,  $11 \dots 0$

So, here we are defining parameters we can make a reference transient that provision is kept, but in this lecture, I am not going to show the result.

So, this thing we have discussed in our both digital voltage mode and current mode control; means, we will consider one reference nominal value and another er delta reference. Sat we

can add them up to make a reference transient the duty command we are taking here it is 2 dot 8. So, these are Q 1 dot 9 and it is Q 2 dot 8.

That means if you consider the duty ratio; that means, we are talking about this will be compared because we will be comparing this thing with a sawtooth ok. Now, how do I generate the duty ratio? The So, duty ratio is here which will call duty command and we are talking about this counter which is for RAM this we are talking about Q R 2 dot 9.

Because you need a 9-bit resolution and the counter; that means, for this RAM voltage we can say V m or what it should be positive and we are talking about the RAM voltage varying between 0 to 2 volt, that is why the counter can take the value from. the for this counter the first bit will be 0 then the next bit will be 0 0 0 0. So, it will vary from this 2 maybe 1 close to 0 1. So, whatever corresponds to 2 volts will consider.

And in this Q format 2 dot 9 we are considering 2 dot 8 because we can drop. So, the counter is also 2 dot 8, not 2 dot 9 I am sorry, because it requires a resolution of 9 bit. So, it will take 8 bits in the decimal and 1 bit in the integer. So, this is a counter. In this context, the counter can be almost all 1 to get 2 volt. Then what will be the corresponding value?

So, if you consider that if you take all 1 so; that means, all 1 is 2 volt then this duty command will give rise to 0.25; that means, we are talking about 0.25 by 2 and the duty ratio will be you know; that means, it will be how much 0.125 that is the duty ratio that we have considered ok.

So that means, it is a lower duty ratio only and reference so here we are actually capturing the signal sorry this point this particular part is used as if we are getting a stream of data from ADC and that is our ADC data and we are using a register and register has a clock of f sw. So, at this value, we are getting the, which is called N out ok. So, the register is capturing data at the edge of this clock and this is the, what and then we have taken the error voltage.

So, here error voltage like in actual voltage we write V ref minus V out. Here V out means it also data means it we are also considering you know the step-down and other feedback gain everything. So, the reference has to be scaled accordingly if you directly take output voltage you have to take the reference voltage, if you scale down by a feedback factor this has to also scale down.

Here we are intentionally discarding the LSB. So, we get a lower resolution of the ADC, so that we will not encounter any you know limit cycle oscillation issue. And as usual, we have discussed that this reference is taking from either nominal or this nominal plus delta V ref, but we are considering here N ref to be equal to N ref nominal. So, we are not making any at this point of time any reference transient.

So, now we are talking about N e which is N ref; that means, N ref minus N out, so just to avoid any confusion we can remove this particular term. Now, you know if N e is negative, what does it mean? That means, the output is higher than the reference and this N e is a significant number it is in Q 1 dot 9.

So, N e is negative it implies that sign bit because the 9 bit will be equal to 1 because it is a 2's complement any negative quantity will have a leading bit 1 and if N e is greater than 0, then the sign bit number will be 0 and this is very important because this will decide our pulse skipping operation.

(Refer Slide Time: 08:48)

**Digital\_PSM – Module Instantiation**

```
//Clock generation circuit
clock_generator u1(.f_clk(clk),.f_ade_clock(clk_ade),.f_dac_clock(clk_dac),.f_sw(f_pwm));

//PSM_Logic
PSM_Logic u2(.f_clk(clk),.f_pwm(f_pwm),.N_er(N_e),.duty(duty_command),
.Q_H(pwm_high),.Q_L(pwm_low));
```

$D = 0.125$

So, for this clock generator, we are instantiating one clock generator and one PSM logic. So, this is overall, so this register we have discussed we are taking data from V dc.

We are discarding 1 bit here and then we are generating the error voltage and this is going inside the PSM logic block, so which is here PSM logic block and PSM logic block are

generating Q H and Q L and we should remember that we are given a duty ratio comment to achieve a duty ratio of 0.125 that we have discussed.

(Refer Slide Time: 09:30)

### Digital\_PSM – Creating Transient Event

```

// Creating transient events
parameter N_tran=60;
reg [9:0] counter1;
reg Q_tran;
wire Q_tran_type,I_rst;
assign Q_tran_type=Q_L_R_tran;
    
```

So, we are not going to discuss now creating transient. So, this part we can drop this because we are we may or may not want any transient.

(Refer Slide Time: 09:37)

### Digital\_PSM – Creating Transient Event

```

always @(posedge f_pwm) begin
if (counter1<=N_tran/2) begin
Q_tran<=0;
N_ref_temp<=N_ref_nom;
counter1<=counter1+1;
end
else if (counter1==N_tran) begin
Q_tran<=0;
N_ref_temp<=N_ref_nom;
counter1<=0;
end
end
else begin
Q_tran<=1;
N_ref_temp<=N_ref_nom+delta_N_ref;
counter1<=counter1+1;
end
end
    
```

So, you can see that  $N_{ref}$  we are directly we can consider reference command as well, but for this particular case study we are directly we are not making any reference transient; that means, we are not doing any transient.

(Refer Slide Time: 09:51)

**Digital\_PSM – Creating Transient Event**

```

always @(posedge f_pwm) begin
  if (counter1 <= N_tran/2) begin
    Q_tran <= 0;
    N_ref_temp <= N_ref_nom;
    counter1 <= counter1 + 1;
  end
  else if (counter1 == N_tran) begin
    Q_tran <= 0;
    N_ref_temp <= N_ref_nom;
    counter1 <= 0;
  end
end

else begin
  Q_tran <= 1;
  N_ref_temp <= N_ref_nom + delta_N_ref;
  counter1 <= counter1 + 1;
end
end

assign Q_load = 0;
assign N_ref = Q_tran_type ?
  N_ref_temp : N_ref_nom;
endmodule

```

*N<sub>ref</sub> = N<sub>ref</sub>(nom)*

You can see the  $Q$  transient is 0; that means, there is no reference transient. So,  $Q$  transient is 0 sorry. So, here we are setting the load transient to be 0 and the option that we are giving  $Q$  tran type; that means if you go to the  $Q$  tran type; we are giving the assign external load. And here externally there is a switch when I go to the demonstration, so that switch will place in a position; that means, it will not make any transient.

So, if you take this guy to be 0 then what will happen if this is 0 it will take nominal sorry it is 0 means it will take the right side of this value. So that means, we are considering  $N_{ref}$  to be  $N_{ref}$  nominal we are not making a transient, but if you set this to be 1 and we will take the reference transient.


So, when you show the live demo we will show this case.



(Refer Slide Time: 10:58)

### Module for Clock Generation


```
module
clock_generator(f_clk,f_adc_clock,f_dac_clock,f_sw);
input f_clk;
output reg f_adc_clock,f_dac_clock,f_sw;
parameter N_sw=499;
parameter N_adc=3;
reg [9:0] counter1, counter2;
initial begin
counter1=0;
counter2=0;
end
```



So, now the module for clock generation we have discussed for both current mode and voltage mode control. So, this part I am not going to discuss we have discussed sufficiently in sufficient detail these are the block.


(Refer Slide Time: 11:13)

### Module for PSM Logic



```
module PSM_Logic(f_clk,f_pwm,N_er,duty,Q_H,Q_L);
input f_clk,f_pwm;
input signed [9:0] N_er,duty;
output Q_H,Q_L;

reg Q_psm,Q_pwm,Q_delay;
wire Q_edge;
reg signed [9:0] counter; //Q2.8
```



But we want to consider the module for PSM logic which is simple. So, for the PSM logic, we need to provide the f clock high-frequency clock because it requires a counter DPWM counter.

Then f PWM switches frequency clock and then error duty ratio error voltage and then duty ratio comment then it will generate Q H and Q L. So, the input is f clock and f PWM the input is also signed error voltage and the duty command. Though it is a 10-bit number, the Q format, in this case, is Q 1 dot 9, but in this case, it is Q 2 dot 8, but their number of bits is the same.

And the output is a Q H and Q L and then we are defining the register and we are getting a counter this counter will be a sawtooth generator which will be 2 dot 8. So that means, this counter and this duty ratio Q formats are the same because they have to be compared.

(Refer Slide Time: 12:10)

**Module for PSM Logic**

```

// PWM duty generation
always@(posedge f_clk or posedge f_pwm) begin
  if (f_pwm) begin
    Q_pwm<=0;
    counter<=0;
  end
  else if (counter<=duty) begin
    Q_pwm<=1;
    counter<=counter+1;
  end
  else begin
    Q_pwm<=0;
    counter<=counter+1;
  end
end

```

So, you see always at the rate f clock we are taking the posedge of the pwm, if the pwm signal is high then Q pwm is 0 and counter 0 else. So that means, it is the beginning, so what is this logic? That means, you see this is like this. So, we want to sync this counter with the switching frequency clock. So, this is my fsw and these are the edges of the f clock to increment the counter.

So, you see whenever the first edge comes it will go inside this block this clock edge is also because it is the highest frequency clock. Once it says it is high you see it is high then it will reset this counter, so that is why the counter is reset and that is the time the Q pw is also 0.

Now, whenever this goes low then your cow Q pw is high because we want to generate a pwm signal and pwm will compare up to the duty ratio value. That means if we check this is

my duty ratio comment this is my if you remember the duty comment. So, here this will generate you know this if you go let's say if you hit. So, you will get Q pwm to be high, so this is my Q pwm ok, and this corresponds to our duty ratio  $d_t$  that we want to define.

So, it will do so; that means, each switching period this will happen duty ratio will be generated. So, the objective of this block is like a DPWM counter we are using an external  $f_{sw}$  PWM clock otherwise you may not need this block itself but can generate PWM whenever the counter is reset.

So, here we are as if you are using a clock synchronized counter the counter reset is happening with the switching edge of this  $f_{sw}$  clock because we have used a separate clock generator circuit. If that was not I mean if we do not generate  $f_{sw}$  from here then we can do it by the same logic if the counter hit the upper limit of the PWM then we will reset, so these things are possible.

Here we are using an external switching frequency clock because sometimes the switching frequency clock can be provided from outside. So, this feature is given this PSM logic will work even with your external switching frequency clock suppose I want to operate the PWM frequency differently. So, I can sync with the clock and whenever this edge comes I will simply reset the counter.

Again it will reset here, but till the time the next clock comes, the counter will continue to increase. So, this is what is happening ok and we want 0 to 2 volt during this time. So, accordingly, we have to set the resolution in Q format. Now, whenever the duty ratio come common to come, so the Q pwm is defined, so this is your Q pwm. And we know that we need q pwm and q psm and this will generate the actual q ok.

(Refer Slide Time: 15:58)

**Module for PSM Logic**

```

// PSM logic generation
always@(posedge f_pwm) begin
  if (N_er[9])
    Q_psm <= 0;
  else
    Q_psm <= 1;
end

assign Q_H = Q_pwm & Q_psm;
assign Q_L = 0;
endmodule

```

Handwritten notes in red and green:

- $N_{er} < 0 \Rightarrow N_{er} < N_{ref} \Rightarrow Q_{psm} = 1$
- $N_{er} > N_{ref} \Rightarrow Q_{psm} = 0$
- $N_{er} = N_{ref} - N_{out}$

So, what is next now at every edge of this clock? So, if you go back to the basic operation of this circuit you know.

So, every edge of this clock; that means, you know instead of going, so let me bring this thing yeah. So, here this is our fsw clock and we have discussed that at every fsw clock if we draw the output voltage waveform, let us say the output voltage waveform is like this. So, if it was going down then it will go up like this. So, it will check the status of the output voltage with respect to the reference voltage we are talking the sample voltage.

So; that means, you remember what is N er that is my error signal and we have discussed if the error is negative what is N e it is nothing, but. So, it is inside the local variable in this case it is N er ok because these are inside the block. So, N er eventually is nothing, but your reference minus N out. So, N er negative; means, your m this implies N out is greater than N ref; that means, your output voltage is above the reference voltage. So, you have to skip the pulse.

So, this will result in N er 9th bit being 1 because it is a 2 s complement and that is why if this is one this statement will be executed and it will set q psm to be 0; that means, it will keep the pulse. Else this will be non this will be 0 because this will be one whenever say inside any logic is activated when it is 1 equal to 1.

So, here as if your  $N_{er}$  bit is equal to 1. So, it will be skipped otherwise  $q_{psm}$  a 1 and  $q_{psm}$  we have discussed that this is  $q_{pwm}$  and this is  $q_{psm}$ . So, this is  $q$  if the  $q_{psm}$  is 1 it will simply plus the  $pwm$  for the entire cycle because it is this statement will only be executed at the edge of the cycle.

So, if it is 1; that means, this  $Q_{psm}$  will be activated for the whole cycle of  $Q_{psm}$  and during this cycle, it will pass the  $PWM$  signal. And if the next cycle it sees the output voltage goes below the reference voltage then  $N_{er}$  bit will be 0 and this statement will be executed, so then it will charge cycle it will enable. And if sorry actually I just the statement should be like this.

If we found that in this case  $N_{er}$  bit equal to 1 which implies your  $N_{out}$  is greater than  $N_{ref}$ , so then this will be a skip cycle.

(Refer Slide Time: 19:33)

**Module for PSM Logic**

```

// PSM logic generation
always@(posedge f_pwm) begin
if (N_er[9])
Q_psm<=0;
else
Q_psm<=1;
end

assign Q_H=Q_pwm & Q_psm;
assign Q_L=0;
endmodule

```


In that case, this will be in this case what will happen you are sorry to continue 0. So, then the output voltage waveform will not look like this, because if it was higher and it is coming in, so this whole cycle voltage will drop. Whenever it crosses this cycle let us say this is  $V_{ref}$  if  $V_{ref}$  then this cycle will be 0.

So, in this case, let us say  $N_{er}$  bit equal to 0 then what will happen? So, this was 0 this will go high for the whole cycle it will go high. So, this is my  $q_{psm}$ . So, when the  $q_{psm}$  is 0  $q$

will be 0, so it is called a skip cycle. So, this cycle is called the skip cycle and this cycle will be called the charge cycle ok. So, this method will continue.

Once it is decided you see Q H is nothing but this we are calling Q H directly we are giving because we are using it in diode mode. So, there is no dead time is required and the low side switch is simply set to 0.

(Refer Slide Time: 20:51)



So, this is the experimental result for 6.4 volts we have taken some voltage, where  $V_{ref}$  because we want to say that  $V_{ref}$  will set to 1 volt; so output voltage should be 1 volt you can see 1 2 3 4 5. So, this is at one volt ok and we have considered load resistance to be 13.5 fixing it.

So, at 6.4 volt this is a current ampere so; that means, this is like what is the peak current limit. So, peak current is 500 milli ampere, so 1 2 3 4 almost it is like you know 1 2 3 1 point 1.7 or something. What was the duty ratio we found? It is 1 point 0.128 or 0.125 whatever.


Now, the time period we know so; that means, what should be my current ripple? It will be  $m$  into  $DT$ ; that means,  $D$  into  $T$ . What is  $m$ ? It is  $V_{in} - V_0$  by  $L$  into  $DT$ . Now, what is  $T$  by  $L$ ? So,  $T$  is  $5$  by  $1.8$ . So,  $5$  by  $1.8$  is a  $T$  by  $L$  then what is  $V_{in} - V_0$  it is  $6.4$  minus  $1$ , and that this into  $0.125$ . So that means, it is coming to be  $5$  into  $5.4$  into  $0.125$  divided by  $1.8$  and you can find out you can calculate it, it will be coming close to this current.

And interestingly here if we take the AC couple ripple the output voltage is lower than this at this edge so that it undergoes a charge cycle; that is why it is turning on. Now, the next cycle also output voltage is lower, so two successive charge cycles.

So, there are two charge cycles, and here is 20 microsecond, and what is our switching frequency is 5 microseconds. So, each will have 4 cycles so the skip cycle is 2 cycles here 4, so 10 cycles skip. That means, we are getting 10 here we are getting 2 skip 2 charge cycles and 10 skip cycles, ok, again followed like this.

So that means, we are getting 2 charge and 2 and 10 skip.

(Refer Slide Time: 23:55)




Now, what will happen if we decrease or increase the input voltage to 7 volt?

Now, you see when you increase; that means, your current has gone up, so that injected. So, you can see here; that means, this is a charge balance, so in two subsequent cycles when there is a charge cycle your inductor current is positive. So, it is injected energy from the source to the converter and that is going to the load side.

So, the charge balance is happening over 2 charge cycle and 10 skip cycle. So, effectively 12 cycle switching cycle is your effective time period is a balancing. Now, suddenly you have increased the input voltage since the duty ratio is fixed, so naturally current will go up. So, you are giving the excess charge, but the load remains the same because it is 13.5 ohm and the output voltage is 1 volt.

So, since you are giving excess. So, what will happen is there will be again 2 charge cycles may be more number skip, but they will not balance perfectly, so it may it will undergo 1 charge cycle. So that means, this phenomenon you can see is not happening periodically or they are somewhat unpredictable.

(Refer Slide Time: 25:06)



But if you decrease the input voltage you will see you will find more charge cycles because the duty ratio is fixed the current got reduced. So, you are actually injecting less energy, as a result, you will need to inject more number cycles, and then only you can have a skip pulse and then only the charge. So, it is all about the charge balance of the capacitor.

So, the capacitor load current is fixed, but since the duty ratio is the same if the input voltage is lower; that means, the injected charge in the charge cycle will be less, as a result, you need to give more charge cycles to anticipate the discharge period. So, the charge balance, is why the number of skip cycles is less.



(Refer Slide Time: 25:51)

**Experimental Results:  $V_{in}=2.7\text{ V}$**

parameter duty\_command=10'sb00\_01000000; //Q2.8 signed

$$D = \frac{2^6}{500} = 0.128$$

If we make further reductions you see the number of charge cycles is increasing because you know here that after this case 2 charge cycle there are skip cycles like this. But if you further reduce the series of charge cycles will increase and then only the skip cycle will happen this is around 2.7 volt.

(Refer Slide Time: 26:12)

**Experimental Results:  $V_{in}=2\text{ V}$**

parameter duty\_command=10'sb00\_01000000; //Q2.8 signed

$$D = \frac{2^6}{500} = 0.128$$

Now, if we make 2 volt then since the duty ratio is fixed the current has gone down and this is the operation where you in a charge cycle how much energy is injected is not sufficient to



So, you can put a counter and we can slowly increase the duty ratio using a slower loop because it should not interfere with the regular switching frequency then there will be a non-linear phenomenon will happen.

(Refer Slide Time: 28:24)

### Summary of Observations

- ❑ Lower input voltage – reduced skip cycles
- ❑ Below a threshold value – no skip cycle, no output voltage regulation
- ❑ Skip cycles not fixed always – no monotonic spectral composition

[S. Kapat, et. Al., "Discontinuous Map Analysis of a DC-DC ...", *IEEE TCAS-I*, July 2010]

[S. Kapat, "Configurable Multi-mode Digital Control for Light Load ...", *IEEE TPEL*, Mar. 2016]

[S. Kapat, et. Al., "Voltage-mode Digital Pulse Skipping Control ...", *IEEE TPEL*, Apr. 2016]

$$D = \frac{2^6}{500} = 0.128$$


So, a summary of observation and lower input voltage the number of skip cycle was getting reduced below the threshold value of no skip cycle and there is no output voltage regulation and the skip cycle is not fixed always; that means, several charges and skip cycle it was not always happening periodically. And that will lead to nonmonotonic spectral composition this was first reported in this paper that how nonmonotonic spectral composition can come and what are the non-linear aspect dynamical aspects.

Then further techniques were proposed; that means, with this technique you can get always a periodic stable behavior by you can also customizing the number of the fixed cycle here, it is a configurable controller where you can have multiple types of light load control with spectral padding also under light load condition.

But this technique gives you the number of pulses skipping you once it is always possible to define and predefine the skip cycle that way it will allow you to optimize the overall efficiency under light load conditions, but this technique requires closed loop operation even under light load. So, that can be overcome.

So, this gives us some aspects of research for future research.

(Refer Slide Time: 29:46)



The slide features a dark blue header with the word "Summary" in white. Below the header, there are two bullet points: "▪ Verilog HDL Implementation of Digital Pulse Skip Modulation (PSM)" and "▪ Experimental results of a DCM Buck Converter under Digital PSM". A small video inset of a man in a light blue shirt is positioned in the bottom right corner of the slide area. At the bottom of the slide, there are logos for IIT Kharagpur and NPTEL, along with the text "IIT Kharagpur".

So, in summary, we have discussed Verilog HDL implementation of digital pulse skipping modulation, then we have discussed the experimental results we have shown of a buck converter. And we have discussed some case studies and we have summarized some observations I hope that will be very useful.

But if the power level is low the spectral composition monotonic spectral composition may not have a significant impact on the EMI, but still, it gives us to know the opportunity to think and explore other light load control techniques. And in this course, we will also consider constant on-time light load control in the subsequent lecture, which is also very popular.

And we will also combine PWM with PSM or PWM with consonant type to get multimode, where we want to get wide load current operation where the high load will operate PWM light load will go for either PSM or consonant type. That is it for today.

Thank you very much.