Digital Control in Switched Mode Power Converters and FPGA - based Prototyping Prof. Santanu Kapat Department of Electrical Engineering Indian Institute of Technology, Kharagpur

Module - 07 Introduction to Verilog and Simulation Using Xilinx Webpack Lecture - 66 Simulation of Verilog-HDL-based Design using Xilinx Webpack - II

Welcome. So, this is the continuation of the previous lecture. Here, we want to show using the Xilinx ISE simulator, we want to demonstrate.

(Refer Slide Time: 00:34)



So, we want to consider one 4-bit ripple carry adder as an example here. So, we want to implement using Verilog HDL. So, let us go to our Verilog block.

(Refer Slide Time: 00:45)

	> ISE Project Navig	ator (P.201	1310130	- σ	х
	Ele Edit Yiew	Project	Source Process Jools Window Layout Help		
	New Project		SXIDAL BARRAR GABOO AN DE VEN VEN V		
ver under here beside Gescherten Besche	Open Project		C# X		
	Open example		Nesign Suite		
	Copy Project				
	Close Project				
	New 1	Cbl+N			
	🦻 Open	Ctrl+0			
	Glose		No. 1 or 1		
Ser da	Save .	Ctrl+S			
	Save As				
Rechtgen. Rechtgen.	🗐 Save Alj				
E for (SA P Recertings · · · · · · · · · · · · · · · · · · ·	Print Prepew				
Rear Figure	E Brist	Ctrl+P			
Reput August	Recent Eiles	,			
fgs mek	Recent Projects	•			
	Egit				
anal + C #					
Torus	Console			_	••0 <i>8</i> ×
om 0 From 1 forder Fins Nach. Meter Alex purglet # β Pipe here to search Ο ΕΙ 30 E Β 30 E 30 E 200.00 E					~
1 ones 0 ones 0 from <u>1</u> twong (k fed.htm.taub) rede-tare-point 41 <i>β</i> fige-here to search 0 El (2) (k) (d) <i>(d) (d) (d)</i>					
1 Conc O Forn à trenge Q Folds Plantach met a teo prijet 4 β / hyje here to search O ΕΙ S O ΕΙ Ο Γ 204.00 Β 4 β / hyje here to search O ΕΙ Ο Γ 204.00 Β					
Conce					
Conso O form <u>L</u> twenge (k Ped > Restande refer a fore piget # Δ ⁰ Diple here to search O H <u>L</u> S O H <u>S</u>					
2 Cons O Forn ▲ Tennya ▲ Tela Partanta meta ta se prijet # β Pipe here to search Ο ΕΙ ♣ ③ ΕΠ ▶ 21 @ Φ 35% Light rain ∧ ① ₩ 4.4(& Dir. 2005.00)					
Cones C					
) Consi © tron <u>1</u> menge 3 fredz Nachada mense perget 4 <i>β</i> type here to search Ο Η 3 3 1 (b) 4 Dir. <u>124 Dir.</u> <u></u>					~
α συσκα Θ from <u>A</u> therange (A Frida Frantsche relevante are projet # <i>D</i> Type here to search Ο Ε 3 (3) (3) (3) (4) <i>(4) (4)</i>	< .				>
ender ane project # Ο Type here to search Ο Hi 🔰 🧿 🔚 📡 💈 🔐 👔 🔶 👘	Console O	Errors 🤳	Warrings 👸 Find in Files Results		
🗄 🔎 Type here to search 🛛 🔿 🖾 🍃 😰 👘 🆓 🕼 🖓 🖓 🙃 🖓	Create a new project			1244 (94	
	E 🔎 Type	e here to	o search 🛛 🗘 📮 🧕 🦉 🔚 ≽ 🙋 👘 🛞 🖓 🖓 🖓 🖓 🖓 🖓 🖓	29-05-2022	

And, you know we are going to implement this Verilog. So, let us open a project, I mean what we have discussed already.

(Refer Slide Time: 00:56)

ISE Project Navigator (P.20131013)		- 0 X
Ele Edit View Project Source process joers window		
		_
Walcome to the ISE® Design Suite		
Project commands		
Open Project Project Browset	New Project Wizand	
New Project Open Example	€-Create New Project Specify project location and type.	
Recent projects		
Double click on a project in the list below to open	Enter a name, locations, and comment for the project	
Adder_four_bit	Name: RCA_60	
	Location: D://PGA Inplementation/NPTEL Counsi/RCA_468	
	Working Directory: (Dr)/PEGA Implementation/HPTEL Counsi/REA_GR	
	Description	
ADDIONE REQUICES		
Design Resources		
Application Notes		
Console		• 0 8
	Select the type of top level source for the project	
	Top-level source type:	
	HQL	
	Next > Carol	
Consula D Errors A Warrings A Find in Files Results		,
• O Turn have to count		6 rays 12/41 PM
D Type nere to search		29-05-2022

So, in this, we will create a new project and here the name of the project is I will say 4 ripple carry adder, ripple carries adder it is like a 4-bit, 4-bit ripple carries adder. So, this is my project name.

(Refer Slide Time: 01:13)

+- 🗆 Ø X			
Welcome to the ISE® Design Suite			
oject commands	> New Desiart Without	×	
pen Project Project Browser	- Henright mans	^	
ev Project Open Example	(-Project Settings		
	specy device and project properties.		
ent projects	Select the device and design flow for the prop	the second se	
ble click on a project in the lat below to open	Presents Name	Value	
lder_four_bit	Evaluation Development Board	None Specified	
	Product Category	All	
	Family	Spartanó 🗸	
	Device	xC65LX9 🗸	
	Package	TQ6144 🗸	
	Speed	-3	
criek on the Web	÷		
alication Notes	Top-Level Source Type	VST AMPL Alergen	
	Switzers loci	ISin (VHDL/Verlog)	
	Preferred Language	Terior	
	Property Specification in Project File	Store all values	
	Manual Compile Order		
	VHDL Source Analysis Standard	VHDL-93	
	Enable Message Filtering		
	More Info	< Back Next > Cancel	
	L		

Next, I will go to this Spartan device and we are talking about the Spartan6 ok. And, this is a package we will be using, I have discussed and you can take VHDL or Verilog, but we will be using Verilog. All other blocks keep it as it is.

(Refer Slide Time: 01:30)

ISE Project Navigator (P.20131013)		- σ ×
Eile Edit Yiew Project Source Process Jools Window Layout Help		
	A 3800 PR > 24 9	
Sart + C & X		
Welcome to the ISE® Design Suite		
Project commands		
Open Desiret Research	> New Project Wizard >	<
office and description of the second se	Project Summary	
New Project Open Example	Project Navigator will create a new project with the following specifications.	
Recent projects		
Double cick on a project in the lat being to open	Project:	
Adder four hit	Project Name: RCA HDIt Droiger Darb: DiFEGA Implementation/NETFL Course/SCA Abit	
Non-108-54	Working Directory: D:\FFGA Implementation\NPTEL Course\RCA 4bit	
	Description:	
	Top Level Source Type: HDL	
immining.	Device:	
Additional resources	Device Family: Spartan6	
Subscription the Web	Device: xc6s1x9	
Design Resources Application Notes	Package: tgg144	
	speed: -3	
	Top-Level Source Type: HDL	
	Synthesis Tool: XST (VHDL/Verilog)	
	Simulator: ISim (VHDL/Verilog)	
	Proferred Language: Verilog Property Specification in Project File: Store all values	
Console	Manual Compile Order: false	+:0#×
	VHDL Source Analysis Standard: VHDL-93	^
	Message flitering: disabled	
		<u></u>
	More Info < Back Fi(5h Cancel	1
l		·
<		>
👔 Console 🧕 Errors 🔔 Warnings 🙀 Find in Files Results		
• Q. Turna harra to canrol	6 b 6 b 5 6	▲ 2010 Linkson & D M & d d) & Dut 1244 PM
W Type nere to search	"	- 55 C Light Tan - A &

Then, this is the description of the project, the summary you can double check because even though we are simulating here; that means, in the simulation, you can arbitrarily take any device. But, we want to make sure that when you do the harder implementation, the device must match, the device as well as the package ok, and also the device family.

(Refer Slide Time: 01:53)

	ISE Project Navigator (P20131013) - D):PPGA Implementation)NPTEL Course/RCA 4bit/sCA 4bit/size	- 0
	File Edit View Project Source Process Jools Window Layout Help	
	Vern 🖲 🙀 Implementation () 🛃 Simulation	
	Herardy	
	2 A n 100/09/2014	
	Inth	
	The view currently contains no files.	
	using the toobar at left, commands	
	from the Project menu, and by using the Design. Files, and	
	Ubraries panels.	
	P (2 No Processes Running)	
	To single design module is selected.	
	👔 🗈 🎾 Design Utilities	
	*	
come	Staf 📽 Decon 🚺 Files 🚺 Libraries	
санаа 🕑 благ 🏦 Тананар 🗟 Лася Наклаада О благ 🏦 Тананар 🗟 Лася Наклаада О Туре Бале бо Балесћ О 日 🐊 🎯 🖪 🔊 👔 🔞 🖉 🖓 🖉 🖓 Ф. 2004 г. 2004		
слик Отил ▲ тили Патили. О Тири Бале Патили. О Тири Бале (1) Фале Патили. О Патили 10		
санаа 🕢 били 🏦 Танал Палаада О били 🏦 Таналада О бире Балес А О П 🐊 🎯 🗃 🦻 👔 🙆 🖉 🖓 Срудская ^ () 🖤 4,04 фе пис. 1285 Ма		
Сомай О Бил Д. Танила Тан Пал Бал. 20 Гара Д. Танила Д. Геле Пал Бал. 20 Гара Бале (Д. 1997) 1997 (1994 года) - О № 4,00 4 40 Бале (Д. 1994 года) 20 Гара Д. Танила (Д. 1994 года) - О № 4,00 4 40 Бале (Д. 1994 года) - О № 4,00 Бале (Д. 1994 года) - О № 4,000 Бале (Д. 1994 года) -		
сона Отол 🛓 тило 🖡 поја Палада О Тора 🛓 тило 🛔 тија Палада О Тура Бале 10 саласћ — О 11 🐊 О 🗃 🔊 12 — Од Фурскала — О 🖤 4,00 фе пос. ¹² 85 Ма		
Санай 🕑 Благ 🛓 Тананда 🙀 Байа-Накаба С Гура С Сарабаная — О 🖂 🐊 🎯 📷 🔊 👔 🔞 🖉 🖓 🖓 С Сарабаная — О 🖤 4,001 ф. Пос. 2005 Ма		
сина 0 тип 1 типир 1 леј па па па на л 20 типи 1 типир 1 па па на л 20 типи 1 типир 1 тип		
Сина О Бил Д тимир й Лейн Палбала 2 Лурс Билс Сал Палбала 2 Лурс Билс Сал Палбала 0 П. Э О Пал Э О Пал Э О Палбала 0 Палбала		
Course		
Consis 🕑 tran 1 transpo 🗟 Anda Hashada 1 // Type here to sparch O H 3 10 10 10 10 10 10 10 10 10 10 10 10 10		
Consis) from 1 monogo 🖗 finden fina tanàn D franc 1 monogo 🕷 finden fina tanàn D franc here to search O El 🕽 🎯 📷 🔊 👔 🔞 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉		
come 🐌 from 🛓 menope 🗟 Ander Nastmale D - Type here to search O El 🐊 🎯 📰 🔊 👔 🔞 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🕲		
20 Type here to search O HI > 0 m > 12	Canada O Free A Warran & End in East Inch	
🖓 Туре here to search O 日 🎐 🔕 🔚 📡 💈 🕐 👘 🖓 🖓 👘 👔 🖓 🖓	Contract Contraction of Longer Contraction	
🛛 🔑 Type here to search 👘 🖓 🖓 📮 🎽 😰 👘 👔 👔 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓		1245 PM
21-02-002	🕂 🔎 Type here to search 🛛 🔍 🛱 😓 🚺	(2) S5*C Light rain ^ D = (2, 0) of ENG 29-05-2022

Next, now the project is created. So, you can see this project is like an IC, where we want to implement a 4-bit adder. So, in the 4-bit adder, if you go back to our presentation; so, we need vector data, 4-bit a, 4-bit b, carry in scalar, some vector 4-bit, and carry out scalar. So, here let us know you know just a minute.

(Refer Slide Time: 02:21)

iSE Project h	(P,20131013) - DI/PGA Implementation/I/PEL CounciPICA, 4bit.#CA, 4bit.vice	- o
a Equ X	jert Source Frocess Joels Window Layout Help	
0		
n View (*) Hierarchy (*) (*) (*) (*) (*) (*) (*) (*) (*) (*)	More Tay Market Market	
No single (i) 🎾	ange All A. Cas-F	
Start PC	() For () clove	
Console	🔓 Toolog 🕷 Pol o Fantana	
Console	t ∰ there St. Fold of the back	

So, if you right-click, New Source.

(Refer Slide Time: 02:22)

Control of the solution o	X Rome Roder	
Son Rt Dage () Rei () Löven	Country Countr	
terrente Contra da Terrente Martina Bach	int i cont	

So, we want to create a Verilog module and we call it an RCA. So, RCA four-bit, four-bit ripple carry adder. So, this is a Verilog file name and it is different from our location, the project name.

(Refer Slide Time: 02:44)

her:	Hens Source Waard Codeas Hadds Specify prote for module.					×	
No Processes Running	Module name RCA_four_bit					_	
No single design module is selected.	Port Name	Direction	Bus In	MSB	LSB	î	
- Ungrunne		input				11	
		input				11	
		input					
		input				-81	
		input				-81	
Start 📲 Design 🚺 Files 🚺 Libraries		input				-11	
		input	H			-11	
		input	n			-81	
		input				~	
	More Info	4	lack	Next >	Cano	əl	

Next, I am not specifying any input-output.

(Refer Slide Time: 02:47)

ISE Project Navigator (P.20131013) - D./FPGA Implementation/NPTEL Ele Edit View Project Source Process Jools Window 1	Course/RCA_Hot/RCA_Relation agout. Help	- 0 ×
1 * E # C X C C X C C X C C X C C X C C X C X	8 / 3 = = = + + + + + + + + + + + + + + + +	
wign + C & X		
Verr @ 22 Implementation @ 25 Simulation Hierarchy County County Count		
The view currently contains no files. Two can add files to the yropicit using the toobar at left, commands from the Project menu, and by using the Design, Files, and Ubraines panels.	Iter-Source Wand X Generative Repet Insights of cruth a new dividen source with the Mouring specifications.	
No Processes Running	Add to Project: Yes	
E Ho ingite design module is askected.	Loca Sharay, Si Prisha Wandani Andi Sana Sharay Kang Kang Sharay Sana Sharay Kang Kang Sharay Na Sharay Kang Sharay Radi Sharay Kang Sharay	
🕨 Start 🔍 Design 🚺 Files 🊺 Libraries		
ricia		*08
	Hore Info	
		>
Console 😼 errors 🔔 wannings (M) Find in Files Results		
an a new source to the project		1246.04

So, you can go ahead and this is a dot v file created.

(Refer Slide Time: 02:50)

> ISE Project Navigator (P.20131013) - D:/FPGA Implementation/NPT	EL Course(RCA_4bit/RCA_4bit.xise - (RCA_four_bitv)	- 0 ×
Ele Edit Yiew Project Source Process Jools Windo	w Layout Help	- 8 ×
<u><u></u> • • • • • × © 0 X = € <u></u></u>	8878 💫 BBB9 / 42 > 2 f 💡	
None	<pre>Line on the of the second second</pre>	/
Configure Target Device Analyze Design Using ChipScope 17	// Revision 0.01 - File Created	~
Cont of Anima D Elec D Ibrain	Mit Log Mar Dig The Design Commerce	>
and the set of the set	Bullion and a substantial and a substantia	
() INFO:HDLCompiler:1845 - Analyzing Verilog fi	le "D:/FFGA Implementation/NFTEL Course/RCA_fbit/RCA_four_bit.v" into library work	
L'HEOTROJECHIEL - Rezing design Maszedy Started : Mandhing III fest Editor to edit Lambhing Rezing Damary/Report Vivert	completed monoregatily. RCM_fore_hit,**.	, ,
👔 Console 🧿 Errors 🔬 Warnings 🙀 Find in Files Results		
		Ln1Col1 Verilog
P Type here to search	O 🖽 🍠 📴 🔛 😫 🛛 🚷 🌒 🖓 ENG	29-05-2022

Now, I want to zoom in. So, I have discussed the time scale here, it is just for simulation purposes. So, it is 1 nanosecond the time. So, any unit of time you provide will be just multiplied by you know 20 nanoseconds and 30 units, which will be multiplied by 1 nanosecond.

(Refer Slide Time: 03:07)

ISE Project Navigator (P.20131013) - D.\FPGA Imple Ele Edit Yiew Project Source Process	lementation)/NPTEL Course/RCA_4bit/RCA_4bit.sis Jools Window Layout Help	- (RCA_four_bity)			- 0 ×
Image: Section 2 Image: Section 2<	A A	Pre Pre V 2:46:15 05/25 RCA_four_bit s: s:	9/2022		Î
Constant Reving	<pre>16 // Revision: 16 // Revision: 17 // Revision 0. 18 // Additional 19 // 20 //////////////// 21 module RCA_fou 22);</pre>	01 - File Created Comments: ////////////////////////////////////		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
🍃 Start 🔍 Design 🚺 Files 🚺 Libraries 📗	RCA_four_bit.v	2	Design Summary		
Conek [] THFO:HELCompiler:1845 - Analyzing [] THFO:HELCompiler:1845 - Analyzing [] THFO:HELCompiler:1845 - Analyzing [] THFO:HELCOMPILE [] TH	Verilog file "D:/FRGA Implement hierarchy completed successfully tor to edit RCA_four_bit.v". lewer	tion/NFTEL Course/RCA_4bit/RCA	_four_bit.** into library work	ſ	•••• • • • • • • • • • • • • • • • • •
<	is film back				

And, these are all comments.

(Refer Slide Time: 03:11)

Fis Project Navigater (P20131013) - D:/FRGA Implementation/NPTEL CourseIRCA_4bitRCA_abitRca_ebitxie - (RCA.four_bitx)						- 0 ×
0 6	e Edit Yiew Project Source Process Joch	Jools Window Layout Help				- 8 X
	* \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$	· /////	1 🗢 🖋 🖗 🖉 🖗 😔 1			
	•••••••••••••••••••••••••••••••••	1 'timescale lns, 2 3 4 module RCA four 5 input [3:0] A, i 6 input C_in; 7 output [3:0] Su 8 output C_out; 9 Wire c_1, c_2, 10 11 FA g1(.S(Sum[0])	<pre>/ lps bit(Sum, C_out, # B; m; c_3;),.c_out(c_1),.a(i</pre>	<pre> B, C_in); A(0]),.b(B(0]),.</pre>	<pre>c_in(C_in));</pre>	
11 12 11 11	Increase RAJ for Jet Design Sammary/Repets Design Unites Design	. 12 FA g2(.S(Sum[1]) 13 FA g3(.S(Sum[2]) 14 FA g4(.S(Sum[3]) 15 16 17 endmodule	<pre>i, c_out(c_2), .a(A), .c_out(c_3), .a(A), .c_out(C_out), .a(A), .c_out(C_out), .a</pre>	<pre>i(1),.b(B[1)),.c i(2)),.b(B[2)),.c i(A[3]),.b(B[2]),.c i(A[3]),.b(B[3]),</pre>	<pre>in(c_1)); in(c_2)); .c_in(c_3));</pre>	×
>	Aart 💐 Design 🚺 Files 🚺 Libraries 🔝	RCA_four_bit.v	2 2	Design Summary		
Conso						**************************************
4 II 4 II 1 II	To URECOMPLIER 1955 - Kanlyring Ver To Projectlynt - Parsing design hie Gowin O from 🔔 Working 👰 Pedr Ma	vilog fil: "D//FGA Inglementati israrchy completed successfully.	on/NFTEL Course/ACA_HBIT/ACA	four hit." into library w	estk	× ×
						Ln 14 Col 59 Venilog
-	✓ Type here to search	o 🖽 🔰 🌾) 🖬 📡 😫 👘	9	👔 🔷 35°C Light rain \land 🖗 🕯	🖷 🍕 (0) of ENG 12.53 PM 🥃

So, you can remove this line ok. So, you can remove this line with no issue. So, you can remove this line. Now, this is a four-bit ripple carry adder. In this ripple carry adder, if you look at the port; that means, if you go to our presentation, and I am taking a 4-bit data input b 4-bit data input, C in, C out S; that means, we are writing we can sum we can write sum like Sum, then we can write C out, then we can write A, B, C in.

So, this is the four-bit ripple, ripple carries adder has four-bit data input A and B anthe d sum will be four-bit carryout and carry in are scalar. Then, we have to define the what is the input.

So, our input is like initially, we are defining the vector input which is a four-bit number and those are A comma B.

The A and B both are four-bit numbers. Another input is the scalar, we have to specify which is nothing but our C in. Another output will be vector output will be our sum which will be Sum and then another output is C out ok. So, this is a port declaration. We have declared which are input, output, vector, and so on.

Now, if you go to the diagram, you see there are three internal $c \ 1 \ c \ 2 \ c \ 3$. So, those things will make a wire; that means, we will make sorry $c \ 1 \ c \ 2 \ c \ 3$; that means, we will define wire like a $c \ 1$, $c \ 2$, and $c \ 3$. There are three wires. Next, what we can see in the diagram?

That means, if we look at the diagram first, the first full adder will have a carrying input sum; that means, we have to go; that means, let us instantiate. That means, we have a full adder, assuming that we will make a full adder block, full adder then the instant name may be gate 1. Now, inside the full adder, we are assuming there will be a sum, the full adder will have a sum.

Full adder will also have to carry out C 0, just to make you know you should not confuse, then full adder will have a data a, data b, and full adder will also have a carry, we are writing in small. So, here it is. So, here you can write c out, c small. So, this is for full adder carry-in carry out ok. Now, this is a structure of the full adder and we want to create a full adder circuit and we are making a dot; that means, we are calling by name, not by sequence.

So, we are just making a name, we will internally connect. This name must be consistent with the actual full adder that we are going to build. Now, we want to connect the local variable here; that means, the local variable here. So, local variable here, local variable. So, if you take the first gate, what is the sum out of the first full adder? If you go to the first full adder, the first full adder sum out is the S 0; that means, it will be we have already defined a sum that will be Sum 0.

Because, here we mention Sum 0 is the LSB and Sum 3 is the MSB, Sum 0. What will be c out of this full adder? It will be the wire connection of c 1; that means, let us copy c 1. What will be that first data? It will be A 0; that means, it will be A 0 LSB. Then, what will it will be B 0, and, the carry-in will be the same as the actual carry which is here; that means, we will mention this one as the carry-in. So, this is the local value.

Now, we have made it, next I will just copy and paste this, next line. Here, we have to change the second gate; that means, the second full adder. See, the second full adder naturally will be the first S Sum 1, this will be bit 1, bit 1. And, this will be if you go to that block, you will find the second case the carry-in is the carry-out of the first, and its carry-out will be c 2 in the wire. So that means, its carry-in will be c 1 which is the local variable which is the wire variable, and its carry-out will be c 2 ok.

Then, we will copy paste copy-paste, and make it. So, g 3, then we will make Sum 2, this will be c 3, this will be A 2, this will be B 2, this will be c 2. Why c 3? Because, if you go to the diagram c 3 is the out and c 2 is the in, c 3 is the out, and c 2 is the in. Again, I am copying it here. So, 4 full adders are connected in sequence. So, it will be the fourth one.

The fourth one will be Sum 3, which is the MSB, it will be the actual carry-out because this will be the output of the fourth full adder will be the actual carry out. And, this will be the third that is the MSB, MSB and this will be the c 3. So, now this circuit is complete, but it is incomplete because it needs a full adder, you see there is a full adder. So, you have to define.

(Refer Slide Time: 09:44)

ISE Project Navigator (P.20131013) - D:\FPGA Implementation	niNPTEL Course/RCA_4bit/RCA_4bit.se - (RCA	[four_bitv]			- o ×
De gan pew Project geurce process joos j	ENGON LAYON Help	1 4 10 1 × 10 0			
Dome Image: Control of the sector of the secto	'timescale lns / : module RCA four b: input [3:0] A, B; input C in; output C in; output C out; wire c_1, c_2, c_: FA g1(.S(Sum[1)), FA g3(.S(Sum[1)), FA g4(.S(Sum[1)), endmodule	lps it(Sum, C_out, A, 3; .c_out(c_1),.a(A) .c_out(c_2),.a(A) .c_out(C_3),.a(A) .c_out(C_out),.a)	<pre>B, C_in); (0)),.b(B(0)),.c_ (1),.b(B(1)),.c (2)),.b(B(2)),.c (A(3)),.b(B(3)),</pre>	<pre>in(C_in)); in(c_1)); in(c_2)); c_in(c_3));</pre>	
> Stat Mt Daries All Find. Chile F	Ph for My		Design Summary		>
Controls (1) Design Descention					*0.6)
o tarro nacconsti 2 konz Busen	g file "D'/FDA Implementation/	MPTEL Course/RCA_Ubit/RCA_	four bit.v" into library woo	it i	
Console 🗿 Errors 🧘 Warnings 🙀 Find in Files Res.	its .)
Add a new source to the project					Ln 14 Col 59 Verilos
🗄 🔎 Type here to search	O 🖽 💄 🧿	🛤 🍃 😰	()	🧼 35°C Light rain \land 🖗	🛥 🍕 (4) 🖉 ENG 1253 PM 📑

That means, now we are going for a circuit.

(Refer Slide Time: 09:46)

Image: The proof point point point point topoint topoint Image: The point point point point topoint Image: The point point point point topoint Image: The point point point point topoint Image: The point point point point topoint Image: The point p	A, B, C_in); Men-Source Water Credutioners type South among type for many of the testion.	×
2 2	Image: Second	
4. UBPO: ProjectBapt - Parsing design hierarchy completed successfully.	Mikepool	Const Ln H CatSP Verlag 225 PM

And we have to keep the same name; that means, we are creating a Full Adder.

(Refer Slide Time: 09:57)

Image: A module for human for the first f	ISE Project Navigator (P.20131013) - D1/FPGA Implementation)/WFTEL Course/RCA_4bit/RCA_4bit/size - (RCA_four_bitu)	- o	×
Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State State Image: State Image: State Image: State Image: State Image: State Image: State Image: State Image: State Image: State Image: State <td>Elle Edit Yew Project Source Process Jocks Window Layout Help</td> <td></td> <td>. θ X</td>	Elle Edit Yew Project Source Process Jocks Window Layout Help		. θ X
	23 2 3 4 9 2 2 4 2 2 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1		
1 FA g1(1,S(Sum[0]),.c_out(c_1),.c) 1 FA g2(.S(Sum[1]),.c_out(c_2),.c) 1 FA g2(.S(Sum[2]),.c_out(c_0),.c) 1 FA g2(.S(Sum[2]),.cout(c_0),.c) 1 <th>Image Image <th< th=""><th>A, B, C_in);</th><th>^</th></th<></th>	Image Image <th< th=""><th>A, B, C_in);</th><th>^</th></th<>	A, B, C_in);	^
Impose Market III IS FA g3(I, IS (Sum [1]), Could (C_2), 6 III IS FA g3(I, IS (Sum [1]), Could (C_2), 6 IIII IS FA g3(I, IS (Sum [1]), Could (C_2), 6 IIII IS FA g3(I, IS (Sum [1]), Could (C_2), 6 IIIII FA g3(I, IS (Sum [1]), Could (C_2), 6 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	No Processes Running 11 FA cr1 (S (Sum [0])) c out (c 1) a	Module name FA	
own Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide the successfully. Interaction type: Owner With respect to provide to provide the successfully. Interaction type: Owner With respect to provide to provide the successfully. Interaction to provide the successfully. Owner With respect to provide to provide the successfully. Interaction to provide the successfully. Owner With respect to provide	Threams KAngak 1 FA 92, K 10 doum(0), Cout (C_2), a T	Pot Name Direction But M58 US8 A reput v	~
na de la constante de la const	Start PC Design D Files D Libraries 😭 RCA four bity	input v	,
parto difficungaleri (185 - Akal)pise Yezileg dile "Bur/Mik Teplementation/DFEL Course/AL (bir/F DEDO/Trojectings - Faralog design hierarchy completed mucceefility. DEDO/Trojectings - Faralog design hierarchy completed mucceefility. Tem the mean of the month of the month of the mucceefility. Tem the mean of the month of the month of the mucceefility. Tem the mean of the month of the month of the mucceefility. Tem the mean of the month of the month of the mucceefility. Tem the mean of the month of the month of the mucceefility. Tem the mean of the month of the month of the mucceefility. Tem the mean of the month of the mucceefility. Tem the mucceefility were set of the mucceefility were set of the mucceefility. Tem the mucceef		input v	
	UNFO:HECCOmpler:1845 - Analyzing Verilog file "D//FMGA Implementation/NFTEL Course/BCA_Hbit/B UNFO:FrojectHgmt - Parsing design hierarchy completed successfully.	input v	^
Conse 🕐 form 🛓 thomage 🍓 Andra Matakaka di Antana ananda di Angala Matakaka di Antana ananda di Angala		Hors Selo Careel	
🟥 O. Turne hand to casurb. 🕜 🖂 🐂 📉 👔 👘 👘 👘 👔	t Grans 🗿 Frans 🔔 Wanaya 🍓 Fala Hastauda Marta sayurit bih grundi	Le ti Car	> 159 Verilog
	🟥 😥 Tune here to search 🛛 🔿 🛤 🔊 🛐	🙆 🌰 35°C Linht rain 🛆 🕅 🐂 🌾 dú 📣 ENG 1253 PM	

(Refer Slide Time: 09:57)



And, this is a Verilog module. So, full adder. Now, we have created a full adder.

(Refer Slide Time: 09:58)

ISE Project Navigate (P.20131013) - DI/FPGA Implementation/WPTEL Course/RCA, 4bit/RCA, 4bit.use - (FA.v)	- o ×
👔 Ede Ede Yeew Pepiert Source Process Jools Window Layout Help	. 8 ×
me -0.0 × 1 1 'timescale Ins / Ips memory 2 Y////////////////////////////////////	^
D To Prove Roman 36 11 // Talget Devices:	
R Processor 12 // Description: I > DespharmonyRepen 13 // I > DespharmonyRepen 14 // Dependencies: I > DespharmonyRepen 15 // I > DespharmonyRepen 16 // Revision: I > Occupant Bage 15 // I > Occupant Bage 16 // Revision: I > Model 0.01 - File Created I > Model 12 // Meditional Comments:	v 5
🌶 Start 🖏 Deego 🚺 Files 🐧 Ubranies 👔 KCA, Sour Jak v 🔛 🔝 Deego Summary 🔛 👔 FA. v 🔯	
Conste	** 🗆 🔗 ×
DIPOTOROGONIETIONS - RAINING WITH INTERNIS TO THE DEPENDENTIAL CONTENTIAL GARANCE, BALL/RE, PALL, MILLON,	
	~
	>
👔 Changel 🖌 Changel 🖌 Changel 🙀 Changel Changel	Ln 21 Col 11 Veriloo
# 🖉 Type here to search O Hi 🍤 🎯 🛅 📡 💈 🛞 🙆	i) o ^g ENG 29-05-2022 🤍

Again, we can remove this line, a redundant line.

(Refer Slide Time: 10:05)



So, we have to make sure that we should name the same thing. We cannot change the name; that means, we just copy and paste this and if we go here we will use only we will use this S, not internal. So, we will remove this. We will use this c dot, remove this. Then, you will use this a, remove this and we will use b, we will remove this, will you c in, remove it.

Now, these are our names. So, the name must be consistent. So, this is the name. We have to declare the port. So, here all are scalar. So, there is no problem, with input. So, input is what? a comma b comma c in. And what is the output? Output is S comma c out. So, the name must be consistent. Now, we have to write the code. What is the full adder? Again, a full adder consists of 2 half adders.

(Refer Slide Time: 11:27)

Connecting Ports to External	Signals by ordered list	
Connecting by ordered list module $FA(S,C,a,b,c_{in});$ $HA hal(s_1,c_1,a,b);$ $HA ha2(S,c_2,s_1,c_{in});$ endmodule	Half Adder Module module $HA(S,C,a,b);$ input $a,b;$ output $S,C;$ xor $g1(S,a,b);$ and $g2(C,a,b);$ endmodule	
Half adder Half adder $a \rightarrow a \rightarrow b \rightarrow b \rightarrow c_{1} = C_{1$	(408) [Source: <u>Electrical^{ly} 4U]</u>	

That means if you go to our block, the next level. If you look at this diagram; that means, half adder, so this is a half adder and half adder will make. So, half adder input a and b are the input, the output is I am taking some small s and small c, small s, small c, small a, small b ok. So, I am creating a half adder; that means, half adder I am calling.

Half adder, let us say we are using 1 instance, where we are using sum, again I am using a dot-bracket I will connect the link with that. Then, c the half adder c, comma dot half adder a, you know you can say a local variable. So, it may be the same, or I will just avoid the a1 dot, I will say dot b1 ok. So, this will take half adder and will have 2 inputs, and 2 outputs. So, this is done.

Now, you have to link. So, we will link with that. First half adder if you check, if you go the first adder half adder inputs are the same as that a, b. So that means, we will go a, b, inputs are a, b; that means, we will simply connect local variable a, local variable b. And, first half adder, what is the carry in; sorry carry out?

So, some of this first half adder; means, there will be s, which means internal variable. So, we call it s 1, the sum of first that is a wire connection and c 1 is the output. So that means, we have to define wire here s 1 comma c 1. There will be c 2, s 2 may not be needed because the sum will be the actual sum.

So; that means, it will be what? It will be c 1 and this will be s 1, the local variable. Next, we will copy-paste. We will go next. Here, we will make g 2. Now, if you go to the diagram, the

second half adder input will be the sum 1 and the carry-in; that means, the input will be sum 1 which is the s 1, 1 input.

Another will be carried which will be the actual carry-in which means, this carry-in, is the actual carry. Then, what is the output? The output will be if you go output to the second will be the actual output; that means, this output will be the actual sum. So, this output will be the actual sum, and the carry we are mentioning 2, carry 2 output.

Then, if we go further the actual carrier will be or of this carryout, the carry out of the second half adder and first adder half adder; that means, we will use the gate, gate 3. Here, we have to make sure we have to maintain the sequence. The output of the or gate will be c out, c out.

Then, input to the or gates is c 1 comma c 2 that is it. Now, this level module is implemented. Next, we have to create this half adder; that means, if you go inside, you will see there is a half adder also. So, now, with this full adder; that means if you want to synthesize let us say first block; that means, you know because we have to go actually, I am coming from top to bottom. I should have gone from bottom to top, but that is ok.

(Refer Slide Time: 15:37)

ISE Project Navigator (P.20131013) - D:\FPGA Imp	plomentation	n),NPTEL Course\/RCA_4bitl/RCA_4b	itxise - (RCA_four_bitx)					- σ ×
📄 Eile Edit Yiew Project Source Process	Jools M	Mindow Layout Help						1.03
n a X 0 0 X 8 € E € []	1 1 18	1 1 2 2 1 1 🗟 🗾 🧟	809 18	🕨 E 🖿 💡				
Design ++ 🗆 🗗 🗙	€ 1	timescale 1	ns / lps					,
Vex: () () Implementation () () Simulation	2		io / apo					
di Hierarchy	3	3						
RCA_4bit	2 4	module RCA f	our hit (Sur	Cout A F	C in):			
B Cost y stag (44	5	input [3:0]	A R.	a, o_oue, A, L	,,			
B V 91 Wew Source		input (in:	n, D,					
● V 92 ▲ Ad9 Source	5	autout [3:0]	C.1.m.					
🗐 🗉 📝 94 - 🚮 Add Copy of Source	6	output C out	·					
Quen	6	wire c 1 c	2 . 3.					
8 Bemove	2	wite c_1, c_	2, 0_3;					
No Processes Ru		FA al / S/Com	(01)	(c 1) a(2(0)) b(B(01)	c in(C in)):		
Processes: RCA_fou		FA g1(.5(Sum	(1)),.c_out	(C_1), .a(A[0])),.b(B[0]),.	$c_{in}(c_{in}))$		
T Design S Smatfinide	ŝ	FA 92(.5(Sum	[1]),.c_out	(C_2), .a(A[1]),.D(D[1]),.	$c_{in(c_{1})};$		
BC B B User Col		FA go(.o(oun	[2]),.c_out	(C_out) a(A[2]	31) b(p[31)	c_in(c_2));		
· · · · · · · · · · · · · · · · · · ·	• •	r r y i i o i o un	[3]),.c_out	(c_ouc), .a (A)	5]),.D(B[5])	,.c_in(c_3));		
B Consult Implemi File/Path Display	• [
Configu Expand All	5	andmodule						
Analyze Collapse All		endmodule						,
> Start Cesign A& Find	Ctrl+F	RCA_four_bit.v	2 E	Design Summary		Fil.y		
Conscie								*****
D INFO: HDLCompil		g file "D:/FPGA Impleme	ntation/NFTEL Cou	rse/RCA 4bit/FA.v* in	to library work			
1 INFO: ProjectNg Source Properties		chy completed successful	119.	-				
¢								>
🔋 Console 🧿 Errors 🔔 Warnings 🙀 Fin	d in Files Result	ða -						
Add a new source to the project								Ln 4 Col 1 Verilo
🛨 🔎 Type here to search		O 🖽 💄	0 📄 🕽	> 😰		🚱 🛛 🧔 35°C Lig	htrain \land 🖟 🐿 🔬 🕸	i) of ENG 12.59 PM

Now, I want to create another module or I can just create another module. You can click anywhere, New Source.

(Refer Slide Time: 15:44)

352 Project Navigator (P20131013) - D/SPGA Implementation/VPTEL Course(RCA, 4bit/RCA, 4bit/RC		0 X
	0	
Image: Strategy of the strate	A, B, C_in); ter force Wood town of the follow town of the follow	
	More brilo Reg 2 Cancel	
C B Theory A Field File Inde		>
Add a new source to the project	Ln.4	Col 1 Verilog
🖷 🔎 Type here to search 🛛 🔿 🖄 🧕 🧕 🧕	👔 🔶 35°C Light rain 스 🖗 🐃 🖉 아) 🖉 ENG (22.96)	м 022 🔍

(Refer Slide Time: 15:51)

SSE Project Navigator (P.20131013) - D\SPGA Implementation)NPTEL Course(RCA_4bit(RCA_4bit(RCA_6bitusise - (RCA_four_bitu)))	- · · · · 0	X
Be Let your Project yourse process jools Window Layout Belp □ → □ All P. IV D. D. VI. A. I. A. A. A. A. A. B.		ε×
Image: State of the s	A, B, C_in); New Source Wood × Configuration Marka	•
% 10		
Processes RCA four bit	Node name HA	
2 Big DepuBind Display DepuBind D	Per Nerre Dension Mod L00 ▲ oppd	*
Stat M Desize D Elec D Libraries D Brild four bit v T E Desize Surger	input v	>
Come LiBTORIECCompletion1845 - Analyzing Verling file "D//FEA Implementation/HFEL Course/ACA Mate/F LiBTORIECCompletion.com		ð×
	More Info	
€ 11. Consta 🗿 Error 🏦 Hannaya 🙀 Freiz Fastanak		>
Add a new source to the project	Ln 4 Col 1 V	erilog
🕂 🔎 Type here to search 🛛 🔿 🖾 🚬 🙋	👔 🗢 35°C Light rain : 스 Di 🖼 🕼 네) d ⁶ ENG ₂₉₋₀₅₋₂₀₂₂ 🛙	8

I am telling you this is my half-adder. It should be a Verilog Module ok.

(Refer Slide Time: 15:52)

35E Project Navigator (P20131013) - DSPGA Implementation)/VPTEL Coursel/ICA_4bit/RCA_4bit/RCA_4bit/RCA_four_bit/	- 0 <u>x</u>
📓 Eile Edit Yiew Ploject Source Brocess Jools Window Layout Help	. 0 X
🗋 👌 🗟 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉	
Seep - C # X = 1 'timescale lns / lps Memohy - Backsone 2 - Memohy - Backsone 2 - - Backsone - - - - Backsone - - - - - Backsone - - - - - - Backsone - <td>A, B, C_in); Iten fount Wated X foundation for large large to of one a new skeler sures with the following workstores.</td>	A, B, C_in); Iten fount Wated X foundation for large large to of one a new skeler sures with the following workstores.
P Phreame KAray M 10 FA g1 (.S (Sum [0]),cout (c_1),a Phreame KAray M 11 FA g1 (.S (Sum [1]),cout (c_2),a 2 Dep Sensor (Sensor) 12 FA g2 (.S (Sum [1]),cout (c_2),a 3 0 S (sim (Sim (Sim (Sim (Sim (C)),cout (c_2),a) 4 FA g4 (.S (Sum [1]),cout (c_2),a 6 S (sim (Sim (C)),cout (c_2),a 14 FA g4 (.S (Sum [1]),cout (c_2),a 15 16 4 FA g4 (.S (Sum [1]),cout (c_2),a 16 Indemodule 4 FA g4 (.S (Sum [1]),cout (c_2),a 16 Indemodule 5 Sent % Dep (S ms) (structure)	Mid Is type The Sourd Team (In A Department (INTE: Count (Cd, &d) Sourd Team (In A Department (INTE: Count (Cd, &d) Sourd Team (I) Reduct area (I) And (Infertory)
Conné UDITOINECOmpiler:1845 - Analyzing Verilog file "D//FPGA Implementation/HFTEL Course/RCA_4bit/F UINFO:ProjectHgmt - Parsing design hierarchy completed successfully.	×00+
	Housed clask Rook Canal
c 👔 👔 Surray 🙀 Fela Rathada	
Add a new source to the project	Ln 4 Col 1 Verilog
🖷 🔎 Type here to search 🛛 🔿 🖽 🔊 🙋	👔 🔶 35°C Light rain 스 🖗 🐃 🌾 이 🖧 ENG 29-05-2022 🔤

(Refer Slide Time: 15:53)



So, in the half adder, again I can remove this redundant part; what is there in the full adder?

(Refer Slide Time: 16:00)

ISE Project Navigator (P.20131013) - D:/FPGA In	replementa	tion/NPTEL Course//RCA_4bit//RCA_4bit.x	se · [HA.v*]				-
Eile Edit View Project Source Proce	ns Jools	Window Layout Help		alt a			1.0 3
🗋 🏓 🖬 🕼 🖉 🖉 🖉 🖉 🖉	Cil »	PPBBPB	3 🗆 🕾 🖊 🖗 🗉 🗉	1			
Charge		<pre>1 'timescale lns / 3 4 module HA(s,c,al 5 input al,bl; 6 output a,c; 7 8 Xor g1(s,al,bl); 9 and g2(c,al,bl); 10</pre>	1ps ,b1);				
No Processes Running	79	11					
Processes RCA Jour, bit Processes RCA Jour, bit Design bitities Desig	0	12 endmodule 13					,
🍃 Start 💐 Design 🚺 Files 🌔 Libraries		RCA_four_bit.v	C Design Summary		FA.v	HAY	
Console							 ** 🗆 8 >
u INFO-MBCCompileril44 - Analysı U INFO-MBCCompileril44 - Parsing desi	ng Veri	log file "D://FOA Implement archy completed successfull	ation/NFTEL Course/BC	A_Hbit/RA.v* into	library work		
<							
🔋 Console 🧿 Errors 🧘 Warnings 🙀 I	Find in Files F	dues dues					
👔 Console 🧿 Errors 🔔 Wannings 😹 I	Find in Files F	es/b					Ln 9 Col 17 Verilo

So, if you go to the full adder, the half adder consists of s c a1 b1, s c a1 b1. So, it has to be s, c, a1 b1. So, we have to make sure that we make it consistent; that means, s c; that means, this dot symbol s, c, a1 b1 ok. And, what is the input? At the a1 comma b1. And, what is the output? The s comma c. You may or may not give any space because it will be ignored. Now, what is the half-adder circuit?

Again, if you go to the half adder, you can see here half adder is nothing but xor for the sum and the carry; that means, I can get xor gate 1, which will be my sum comma a1 comma b1 and or sorry and gate 2 which will be my carry out; that means, c comma a1 comma b1. So, that is it, looks like we are all set. Now, let us try to first synthesize.

(Refer Slide Time: 17:46)

3 ISE Project Navigator (P20111013) - DSPEGA Implementation/NPTEL Course/ACA_4bit/BCA_4bitasie - (BCA_four_bita)	– 0 ×
👔 Die Edit View Popiert Seure Porent Dock Wordswe Layout Help	- 8 ×
Image: Second	A
Start RC Deeps Luneary C Ar Conference ACL from the CL	
Conside The APQ-PERKON by Provide Throader all the Decompany Apple	+08×
A INFOINCEADELTE Proposed State And A Contract Contract Contract And A Contract State And A Contract A Contrac	· · · · · · · · · · · · · · · · · · ·
📗 Consile 😲 Erron 🧘 Vannings 🙀 Find in Files Results	In Cold Notice
🛱 🔎 type here to search 🛛 🗘 🐌 🔕 🛅 [>] 💈	01:01 PM 29-05-2022

So, we synthesize this.

(Refer Slide Time: 17:52)

	Yes ● (B) replementation ● (B) section Herarchy ● (B) A_A dat ● (B) A_A dat ● (B) A_A dat ① refers Pargit44 ● (B) A_B RCA (Four Jat ROCA (Four Jat ROCA)) ● (B) A_B RCA (Four Jat ROCA (Four Jat ROCA)) ① (B) A_B RCA (Four Jat ROCA (Four Jat ROCA)) ● (B) A_B RCA (Four Jat ROCA) ● (B) A_B	1 1 2 2 2 2 1 1 2 11 1 2 11 1 2 11 1 2 1 1 1 2 1 1 2 1 2 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1	<pre>['timescale lns / lps } i module RCA four bit (Sum, C_out, A, B, C_in); i input [3:0] A, B; foiput C_in; output [3:0] Sum; s output C_out; wite c_i.r. c_2r, c_3; </pre>	
Þ	Run Reled: Synthesis	34 1		
90 20 20	Processes RCA Jove, bit Design Summany/Reports Design Unities User Constraints Constraints Design Unities Design Unities Design Unities Design Unities Design Unities Design Using Design Design Using Chryscope Market Design Using Chryscope		<pre>FA g2 (.S(sum[0]), .c_out(c_1), .a(A(0)), .b(B(1)), .c_in(c_in)); FA g2 (.S(sum[1)), .c_out(c_2), .a(A(1)), .b(B(1), .c_in(c_i)); FA g3 (.S(sum[2)), .c_out(c_3), .a(A(2)), .b(B(2)), .c_in(c_i)); FA g4 (.S(sum[3)), .c_out(C_out), .a(A(3)), .b(B[3)), .c_in(c_3)); 7 endmodule</pre>	
>	Start 💐 Design 🚺 Files 🌔 Libraries		RCA_four_bit.v 🚺 🗓 Design Summary (Synthesized) 🔹 👔 PALv 🔳 👔 HALv	
Con	scie			
	. HDL	Parsing		
	Analyzing Verilog file "D:\FPGA Parsing module <hk>.</hk>	Implemen	tation/MPTEL Course/BCA_4bit/BA.v* into library work	
000	EARCH:HDLCompiler:53 - "D:\FPG EARCH:HDLCompiler:715 - "D:\FPG EARCH:HDLCompiler:598 - "D:\FPG Verllog file D:\FPGA Implementa >	Implement A Implement A Implement tion\NPTE	regulariti Courtid, Bittid, "Line (: Or is not a port. Definition of the courting of the court of the set of	
<	Number of errors : 3 (0 Number of warnings : 0 (0	filtered	4 9	
		ind in film from	A	

Yes, we will synthesize. Let us see because ok. So, there may be some port line.

(Refer Slide Time: 18:00)

ISE Project Navigator (P.20131013) - D:\FPGA Implement	mentation/NPTEL Coursel/RCA, 4bit/RCA, 4bit/sise - (HAx)	- o ×
Eile Edit View Project Source Process Jo	Jools Window Layout Help	- 0 ×
NorX00X 21€6 €	▶ ####################################	
Image: Section 1 Image: Section 2 Image: Section 2<	<pre>1 ''Linescale Ins / lps 2 3 4 module HA(s,c,al,bl); 5 input a, bl; 6 output s,c; 7 e xor gl(s,al,bl); 5 and g2(c,al,bl); 10 11 endmodule 12</pre>	
🍃 Start 💐 Design 🚺 Files 🊺 Libraries 👔	ACA_four_bliv 💽 Design Summary (Synthesized) 💽 👔 PA.v 💽 👔 HA.v	
Console		•• 🗆 🕫 ×
Asynchronous Control Signals Informa	mation:	^
No asynchronous control signals four	and in this design	
	and and stress stresses	
Timing Summary:		
Speed Grade: -3		
Minimum period: No path found Minimum input arrival time before Maximum output required time afted Maximum combinational path delay:	er slæht Ho pakt fonad ore clokt Ho pakt fonad yr 6.4Mas	v
	Rodarda	>
🔠 Console 🤝 Errors 🤷 Warnings 🦝 Find in F	File Kes/b	
H $\ensuremath{\mathcal{P}}$ Type here to search	O 🖽 🎐 🎯 🔚 📡 💈	ENG 29-05-2022

We have to check where it is, half adder line 4, module, end module not defined; oh I made a mistake. So, sorry that was a typo. So, now, it is synthesized.

(Refer Slide Time: 18:33)

AF Hyper Bulger FORIUR: Development <	<pre>MII ConvEX.4bdfA.ddd dde Lagut Bde Add Lagut Bde 'timescale Ins module HA(s,c,a input al,bl; output s,c; xor gl(s,al,bl) and g2(c,al,bl) endmodule</pre>	All Med To All All All All All All All All All Al]	- 0 ×
Sun T Sun T	RCA_four_bl.v	(b) Sort with a schematic of the top-sele sock. In this mode, the Explorer Witard is typested and an initial schematic is created with only the university loved block displayed. You can then use the logic expansion capabilities of the Viewer to start expanding from the top-level block.	на, у	,
Consk Rested : "Launching BTL Schmadic Viewer	for BCA_four_bit.ngr*	You can also change the startup model by selecting (StrPreferences under the KTU/teck Viewer page Show this dialog on startup		66×
Console O Errors 🔔 Warnings 🙀 Find in Files Results				Ln 6 Col 9 Verilog
# Nype here to search	o 🖽 💄	🧿 🛅 📡 🗿	🗿 🛛 🧔 35°C Light rai	n ^ () 📹 🔀 ¢) 🖧 ENG 0102.PM 🧕

And, you give you see each block. So, first I want to see the RTL block; that means, you go to the RTL block, View the RTL block.

(Refer Slide Time: 18:41)



So, is a ripple carry adder.

(Refer Slide Time: 18:43)



And, if you go inside each block; that means, you know if I again open the RTL block. This is a four-bit ripple carry adder. Go inside, you will have such a full adder.

(Refer Slide Time: 18:58)



Then, you have a half adder and so on. So, it is designed. If you go further half adder, you will find that half adder consists of you know all these blocks. So that means, we are all set, we have designed our half-adder and all these RTLs are ready.

(Refer Slide Time: 19:20)

ISE Project Navigator (P.20) File Edit View Project	131013) - D:\FPGA Implementation\N ct Source Process Tools Win	IPTEL Coursel/RCA_4bit/RCA_4bitxise - (HA.s dow Lavout Help	1					- 0 ×
DOBBOIL	D D X IO OI + JPJ	00000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 19 1 Z 1 9					
Ven Ven Coop Ven Ven Ven Ven Ven Ven Ven Ven	+ +- +	<pre>`timescale lns / lps module HA(s,c,al,bl); input al,bl; putput s,c; cor gl(s,al,bl);</pre>						
3	Open	and g2(c,a1,b1);						
No Processes Running Processes: RCA_four_bit Exciption Summ Design Summ	Menuel Compile Order	∵endmodule						
R B User Constrain	Implement Top Module							
View RTL S	File/Path Display							
View Techi Check Syn Generate F	Expand All Collapse All	_						,
Start R Design	🕅 Eind Ctrl+F	RCA_four_bit.v	lesign Summary (Synthesized)	FA.v		HA.v		
Console	Design Properties Source Properties							••••••••••••••••••••••••••••••••••••••
Startes : "Launona		jt m.A_IOIF_Dit.hgr						, ,
📗 Console 🧿 Errors 🧎	Warnings 🙀 Find in Files Results							
Add a new source to the proje	d		_					Ln 6 Col 9 Verilog
H 🖉 Type here to	o search	o 🖽 🔰 🧿	🗎 🔀 🚨	(3 4	35°C Light rain	0 📹 🤀 4) 🖧 EN	3 29-05-2022

And, it looks fine. Now, you have to create a test signal. Now, we are creating a test signal. So, we have to test the circuit.

(Refer Slide Time: 19:31)

pn → C # X Wester Hererchy I ⊕ RCA_bot ⊕ scholt PhopLit ⊕ RCA_four_bit (RCA_four_bits)		<pre>timescale lns / lps double HA(s,c,al,bl); forput al,bl; foutput s,c; forput s,c; for gl(s,al,bl); for g</pre>	 Item Source Witted Head Source Witted Head Source Type Solid source type, for room and its location. 	×	
Processes Konnig Processes Konnig Processes KCA (see, bit Processes KCA (see, bit Processes Konnig) User Konnights User Konnights Vere Konnights Ve		Configuration of the second se	MAN File Chycloga Ddrinition and Connection File Chycloga Ddrinition and Connection File Windle Connection Continuents File Windle Connection And Annual Manual Windle Connection Weels Michael Windle Finithme Wick Module Wick Module	File name Mar J.C.G. Londern D.O./PEG. Explanamentation/IPTEL Counter/Col., 48 (16)	
we	ic Viewe	r for NG_four_bit.ogr*.	Real Ma	S and a proper	

So, again you go to New Source. Then, you go to a Test Fixture and I get that test RCA.

(Refer Slide Time: 19:43)

35 Project Navigator (P.20131013) - D1/PGA Implementation/NPTEL Course/RCA_4bit/RCA_4bitxise - [HA.v]	- σ ×
📑 File Edit Yiew Project Source Process Jools Window Layout Help	. # x
0 🕈 I 🗸 🖉 🖉 🖬 🖬 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉	
Image: Control of the second secon	The fore bland C Aurorate Band C Aurorate Band C Aurorate Band C Aurorate Band C Aurorate C Aurorate C
Gonn Started : "Launching MIL Schematic Viewer for RGs_four_bit.ngt".	Navida clas has cont
📳 Console 🧕 Errors 🔔 Warrings 🙀 Find in Files Results	
Add a new source to the project	Ln 6 Col 9 Venlog
🖽 🔎 Type here to search 🛛 O 🖽 🍠 🙆 🚬 💈	👔 🧼 35°C Light rain 🔨 🖻 🛥 🤀 이 🖉 DNG 📶 DNM 関

We want to test the RCA. There are many options. You can test separately half adder and full adder RCA.

(Refer Slide Time: 19:49)

Image: Second	<pre></pre>	e 0	
	<pre>5 input al,bl; 6 output s,c; 7 8 xor gl(s,al,bl); 9 and g2(c,al,bl); 10</pre>	Iter Source Ward X Generary Appendix of even a new sketter source with the following questioners.	
Processe KAJosa M. Processe KAJosa M. Processe KAJosa M. Desga Sumary Report Desg	11 endmodule 12	Math Pages The Bance Theory, 1979 and Jonesenter/1978, Cloure/Kol, Bit Source Theory, Bance Mathematics, State State Bance Theory, Mark Mathematics, State State Association (10), Nov. J.	
Surt at Despr The Pier Dubraves The Console Started : "Launching RTL Schematic V	RCA.four_bbr III Deeps Summary (Synthesid Viewer for RCA_four_bit.ngz*.		
		Nov Job c East Pro() Canot	
<			,

So, I have to test the full adder and full four-bit RCA.

(Refer Slide Time: 19:51)

VSE Project Navigater (P20131013) - D(FPGA Implementation)NPTEL Course(PICA, 4bitRCA, 4bitRise - (test, 8CA s)	- ø ×
💼 Eile Edit Xiew Poject Source Process Jools Window Layout Help	- 8 ×
Image: State Stat	
0 Constraint 1 // Proprintment of the field of t	>
Consis	*08×
Started : "Launching MIL Schematic Viewer for HCL four hitspy", Compling writing fills "Di/TMR lapiementing/MTL Composition and the schematic sche	Â
c 🔒 Cronic 🧕 Broniga 🙀 Pol la Fila Baula	Ln 1 Col 1 Verilog
🛱 🔎 Type here to search 🔹 🖉 🛄 📡 💈 👔 👔 👔 👔 👔 👔	^ф ENG 01:03 РМ 🥃

Now, again there will be a lot of redundant lines.

(Refer Slide Time: 19:59)



So, I can remove that. So, now, here there is data, you have to define the data.

(Refer Slide Time: 20:07)

> ISE Project Navigator (P.20131013) - D:/PGA Implementation/NPTEL Coursel/RCA,4bit/RCA,4bit.size - [inst,RCA.s*]	- 0 ×
📓 Bie Edit Yewn Project Source Process Jools Window Layout Help	1 8 X
<u>□ → □ # ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓</u>	
Design ↔ D # X 🐳 🖕	^
Wen 🖲 🏙 Implamentation 🔿 🔜 Simulation 🙀 🗧 🎸 // Inputs	
a Heavedy 7 reg (3:0) b:	
a contraction of the contraction	
1 11 // Outputs	
a 11 // Outputs	
a la mile codey	
b D monower Reside	
// instantiate the office for the office of the office office office office office office office off	
TU Processes K.A.Jour bet	
1 Sum (Sum),	
The South of the second	
Comparison of the second	
we have been a schematic 20 .B(B),	
Check Syntax 21	
C Generate Post Synthesis S. 22 1 i	,
Start 1 Conce D, File D, Librates B. RCK. Sour 38.4 Design Summary (Synthesized) B. Fil. M. HA.4 B. HA.4	
	~
Started : "Launching RTL Schematic Viewer for RCA_four_bit.ngr".	
Compains veriag file "D:/FRGA Implementation/NFTEL	
Control marginal polarity of a control of the contr	
Process "Create Verilog Test Fixture" completed successfully	
Started : "Launching ISE Text Editor to edit test RCA.v".	
	× N
N Carada D Entra A Manifesta A Endia Bandha	,
	Ln 3 Col 1 Verilan
	0103 PM
🗠 🖓 Type here to search 🛛 🖓 🛄 🚬 🙋 🦉 🌚 👘 🖓	028 ¢11 d ¹⁵ ENG 29-05-2022 🧕

And, these are the standard you know you can initialize A, B etcetera. Now, I want to create; that means, I want to change the carry-in signal, I want to create like a clock.

(Refer Slide Time: 20:23)



I want to define a clock for the carry-in; that means, I will make an always block for the carry-in. So, my carry-in will be; that means after let us say 100 nanoseconds, 100-time unit, I want to toggle this c in, c it will be equal to c in. I want to toggle. And I want to change; that means, my data; that means, I also want to change; if you want to give more begin; that means, this is 1 block. Then, another block I want to create, 20 nanosecond duration I want to check A data; that means, my A; that means, ok. So, here always fine.

(Refer Slide Time: 21:17)



I want to initialize. So, initialize A B. Now, what I want to make, after let us say 30 nanoseconds, 30-time unit, 30-time unit I want to change the data; that means, I want to make

A equal to maybe I will take because by default if you do not specify, it will take decimal. It is a 4-bit data. So, you can use let us say you know 14 and B to be 10, then after ok.

So, I may not change even B, after another let us say 40 nanoseconds, I want to change B to be 20, and so on. So, let us check whether we can do it. So, if the test fixture; is so, we have to first check the behavioral model, Behavioral Syntax. So, I think c is not declared, c in [FL] we have changed the notation.

(Refer Slide Time: 22:36)

Eile Edit Yiew Project Source En	ocess Jools Wi	indow Layout Help	. 8
DOBALS XOOX .	B (# 10 C	PBBPB ABBO PR PIT	
sign +• D d	9× - 23		
Vev: 🔿 🏭 Inplementation 🖲 🚮 Simulatio	an F 24	aluave	
Behavioral	~ 25	4100 C in=_C in:	
Hierarchy	2 26	100 C_1nC_1n/	
RCA_4bit	27	initial havin	
a a xc6sk9-3tqg144	0 28	Initial Degin	
III III TEST, RUA DEST, RUANY	20	// Initialize inputs	
a	1 29	A = 0;	
2	26 30	B = 0	
<u>6</u>	7 31	C_in = 0;	
*	32		
No Processes Running	33	#30;	
Processes: test_RCA	34	A = 14;	
🕅 🙃 🎾 ISim Simulator	0 35		
Behavioral Check Syntax	36	#40	
Simulate Behavioral Model	37	n=20,	
	38	B-20,	
	30	11 add spinning hows	
	40	// Add stimulus here	
	40	Areas	>
- Grad Bit Caulos D Files D Librar		and for the California Contract Contracted California Film California Have California Have California Have California	
and the second of the second			
lonsole			*08
Compiling module RCA four bit			
Compiling module glb1			
Time Resolution for simulation	un is lps.		
Compiled 5 Verilog Units	(most Imple)	towned according to a large base boys and	
Built simulation terroreever	1/FPGA Impro-	sentation/HPTEL Course/RCA_MDit/test_RCA_Isim_Deb.exe	
Fuse CFU Usage: 265 ms			
Launching ISim simulation eng	ine GUI	V	
D:/FPGA Implementation/Nrish	. Course/RCA .	<pre>#bit/test_RCA_isim_beh.exe -intstyle ise]-gui -tolbatch isim.cmd -wdb *D:/FPGA implementation/NFTEL Course/RCA_spit/test_RCA_isim_beh.exe* -intstyle ise]-gui -tolbatch isim.cmd</pre>	sim_beh.wdb*
131m simulacion sugare er	dhones gave	Jarully .	
Process "Simulate Behavioral	Model" comple	.eted successfully	
	and the back		
Console 🤩 Errors 🔝 svannings 🗤	Find in Free Network	4	

It should be capital C in sorry. So, you have to be very careful about the notation, yes now it is coming.

(Refer Slide Time: 22:48)

File Edit View Simulation Wi	ndow Layout Help												- 6
) 🦻 🗟 😓 🗶 🕼 🗁 🗙 🔇	N (N 10 (N 18	110	BERN	8 2281	3 2 2 1	67 01	₽ ^X 1.00vs ⊻ €	I 🖸 Re-launch					
ances and Processes + C & X	Objects	**	3 0 × 🎤									1,000,000 ps	
🛞 🔄 CL 🛢 🕬 💽 CL	18 18 18 18 19	INCA	PName		abut	1999.994 ps	1999.995 cs	1999.995 ps	1999,997 ps	1999.998 ps	1999,999 ps	1.000.000 ps	
stance and Process Name	0.00.00.00.00	10110	Ø	unitit of	10			0011					-
test_RCA t	Object Name	Value	P 10.	out								1	
gibi s	b Sum[3:0]	0010	- O > N	40.0	10			1110					
	La C_BOR	1110	O N N	01	00			0100				3	
	5 💦 6(3:0)	0100	12	Çin 0									
	18 Cin	0	21										
			1 ¹¹										
			<u> </u>										
			EB.										
			115										
			(TT)										
					x	1,000,000 ps							
)]		C) (
instances 🛅 Memory 🔰 Source .	٢		>		Odauk.udl								
uie													*0
R20131013 (signature 0x7708/090)													
is a Full version of ISm.													
lator is doing circuit initialization process.													
hed circuit initialization process.													
_													
Console 📗 Completion Log 🎈	Breakpoints 🙀 Find	in Files Results	Search Results										
												Sim Time:	1,000.0

And, we are ready to go for level simulation.

(Refer Slide Time: 22:52)



So, now, we are trying to check what happened here. So, let us say we are going to check the simulation. So, you can see our carry signal, I mean if I specify just a minute, I want to show. So, this is our carry and you can see I am changing the carry-in periodically ok, as a result, the sum must change ok. So, you can see initially I started with you know if I go all 0 0. The carry-in was 0.

So, Sum was 0, everything was 0. There was no carryout. Now, at this time I have loaded with some value; that means, I have changed my B to Sum 0 1 0 because 0 1 0 0. Because

what was the value I inserted? If you go 0 1 0; that means, I have loaded 14. So, if you take 14 so, you can get the corresponding binary number. So, it is showing. As a result, the Sum, what will be the Sum? The Sum that will be carried out is 1, sorry your carry-in is 0, B actually is changed to 0 1 0 0 and oh sorry A has changed here.

So, A has become 1 1 1 0 and since there is no carry in B is 0. So, Sum is the same as carrying that A. So, Sum is equal to A, because B is equal to 0, and carry in equal to 0. At this time, if you see here, we have now inserted carry-in, also we have changed the B. So, as a result, this value will be, what is A? 1 1 1 0 plus 0 1 0 0. So, the Sum will be 0 0 1 0 and there is a carryout.

(Refer Slide Time: 25:05)



So, in that way you can check whether the logical logically whether it is correct or not. So, you can get the updated value. Now, since well are making 1 and 0, accordingly carry in and carry out. So, the sum will be computed; that means, we can successfully implement our 4-bit ripple carry adder and by that way; that means, we have learned that how to you know we have learned how to simulate.

(Refer Slide Time: 25:30)

Simulating the Test Bench
X C X C X
We have the second seco
2 Select "test bench Verilog code file"
10 Instanting
3. Check syntax and "Simulate behavioural model
31 montation 31 montation 3
Come 2019:HEComplication - Analysis Yestis file "School Manuscree Anna full ander of laco likery ware 1919:Projectiges - Kening design Manuschy omjetest Accountality.
r y y newse i newselinada (newselinada (newselinada

And, we have how to simulate behavioral simulation, how check the timing diagram, and can customize the timing.

(Refer Slide Time: 30:38)

Ede [dt Yew Seculation Y	(oden Layout 196								- 0 ×		
X 0 0 X 3 1 1 5 1	S 10 01 10 36	110	800 242 2	1818 4	10110	🖬 🕨 📲 LODA 🔽	a II QReland				
	Simulation Objects for	1996,45,0									
stance and Process Name	0 0 0 0 0 0	8 12 2	28 Name V.	Are ore	11 12/4	21/4	10%	10-11 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	20.44		
test, bench, full, adder	te Object Name	Value	🖉 🗟 🖕			=					
(billiol, 45, 0	4 30	1									
Cf Manitar, 67,1	N 120	4	-						1		
	1 ch	¢	20								
			1								
			<i>c</i>								
			<u></u>								
			10								
			COL E								
				_					1		
				X1:60.000+6							
D mar Dian	>		()) (1.4	-	but hands \$1 address) v		
Harry Careers Careers				reaction of	UW	myeeyayaa	U				
00 +1, 0+0, (_)1+0, 5+1, C+0										1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
100 +1, 0+0, c_(++1, 5+0, C+1 200 +0, 0+0, c_(++1, 5+1, C+0											
30a +0, b+1, c,m+1, S=0, C+1 40a +1, b+1, c,m+1, S+1, C+1										That ?	
50a +1, b+1, c_m+0, 5=0, C+1 ped at time : 60 ns : File D. Full Adden	hest bench full adders?	Line 56								E	
0		_							¥	AND MARK	
Conside 📄 Compilation Log 🖣	Breakports 🙀 Fr	nd in Files Results	 Starch Results 								
									C	A CONTRACT OF THE OWNER OF THE OWNER OF THE	

And, we can we have checked the simulation waveform, by that way you can check any logic. You can check your half adder circuit, you can check your full adder circuit, and you can check the full ripple carry adder.

(Refer Slide Time: 25:51)



So; that means, we have discussed; let us start we have already discussed that example of the 4-bit ripple carry adder.

(Refer Slide Time: 25:54)



In summary, we have discussed the step for simulation using the Xilinx ISE simulator. And, we have also discussed an example case study using Xilinx Webpack. I hope in the subsequent lecture when you go to Q format and all, we will show some more case studies.

And, again the interested participant can check the simulation in the Xilinx ISE tool. But, again it is not mandatory for the exam as well from an assignment point of view. But, it is important to know the Verilog coding, which will be part of the syllabus, that is for today.

Thank you very much.