

Course name- Analog VLSI Design (108104193)
Professor – Dr. Imon Mondal
Department – Electrical Engineering
Institute – Indian Institute of Technology Kanpur
Week- 8
Lecture- 22, Module-2

So, let us now take a look into the effect of this non-zero Y_{2O} or the non-zero PDS. Let us take the example of our good old common source amplifier. So, let us see what is going to happen. Let us say this is our common source amplifier and let us assume that it has been biased properly and all right. So, we know that floating battery is not realizable, but now we know that how to realize this floating battery using capacitors and voltage dividers right. So, let us not bother with that.

Let us say this is V_i , V_{gq} , V_{dd} , let us say this is R_d ok. So, you have some Poisson current I_{ds} , I_{dsq} flowing through going through the transistor ok. So, what will be the incremental model of power of this stuff? The incremental model will be input is V_i that goes to the gate V_g , the transistor is replaced with the current source of value g_m times V_i right, V_m times V_{gs} , but in this case source is grounded. So, g_m times V_i on top you have R_d , R_d is grounded, but is that it? No right now because we have a Y_{22} correct, we have a Y_{22} the new transistor model.

So, if I go back one more step, what was the old transistor model? The old transistor incremental equivalent model was this is V_g , this is V_s , this is g_m times V_{gs} right. So, this was the incremental model for our transistor. So, this was the port 1 and this was port 2, but now the new incremental model is, so this is the old model. What is the new model? Getting channel length modulation into account with clm is input side remains as is, the output side we have g_m times V_{gs} and we have a Y_{22} or we call this g_{ds} right. So, this becomes a new incremental model.

So, we have to use a new model here right. So, this is a g_{ds} , this is the g_{ds} and this is R_d right. So, what do you think will be the output? What do you think will be V_0 over V_i ? Clearly R_d and g_{ds} are in this case I should say 1 over g_{ds} because we are talking about a resistance here. So, R_d and 1 over g_{ds} come in parallel. So, essentially your V_0 becomes minus g_m times V_i times 1 over g_{ds} parallel R_d correct, which is which can be also be represented as minus g_m times V_i by g_{ds} plus g_d ok.

So, what do you think this expression is telling us? Clearly this expression is telling us that in the absence of channel length modulation if we did not consider channel length

modulation, the effect would have been that the gain would have been minus g_m times R_d , but in this case the gain is dropping because the internal Y_{22} of the transistor right, the g_{ds} of the transistor is coming parallel to the output resistance. So, in other words the current that was coming from the g_m , the current from the source is now getting divided between its own impedance and the resistance on output right. So what is the effect of channel length modulation? The effect of channel length modulation is the current $g_m V_i$ is getting let me write it fully the incremental current g_m times V_i is getting divided between g_{ds} and g_d this is leading to drop in the gain right. So again, so what is the if I sketch let me call this R_{ds} instead of calling g_{ds} let me call this R_{ds} because we are talking about voltages we are talking about resistances this is V_i right. So again, what is the root what is the issue? The issue is the current that is flowing out right the current that is negative current that is flowing out is now getting divided between this and this earlier the entire current was flowing into R_d and we were getting a voltage of $g_m R_d$ times V_i minus $g_m R_d$ times V_i in this case we are getting a lower value of voltage right.

So what is the solution now? What do you think should be the solution? So in order to lead you to the solution let me sketch this entire thing in a slightly different way then you will see that solution will probably become obvious. So let us say that this stuff over here let me call it a current source an incremental current source I_{in} right with the internal resistance R_{ds} and we understand that I_{in} is equal to $g_m V_i$ and the resistance R_s is equal to R_{ds} . What is the problem statement? The problem statement is I have this non-ideal current source and I want the entire current I_{in} to flow into R_L this terminal of the R_L is accessible right. So I want the entire let me yeah so I want the entire of I_{in} to flow into R_L . What happens if I directly connect? There will be a current division between R_L and R_s right.

In other words R_L is loading the current source correct. So or rather the internal resistance R_s is loading the current source and that is why we are having a problem. So that is why the entire of I_{in} is not flowing into R_L . Again what is the problem statement? The problem statement is I need to push in this current I_{in} in the total almost the entirety of I_{in} into R_L even though there is a internal resistance to this current source. So what I am asking is, is there a contraption that I can put in here that will do the job? Obviously we have seen in the last couple of lectures few contraptions which can do the job.

So what are we looking for? We are looking to transfer the current from one port to another without any division. Essentially what do you want? We want a current controlled current source right. We want a current controlled current source or a current buffer which are the same things. We have a current buffer right an ideal current buffer

input impedance is 0 right. An ideal current buffer impedance looking in is 0 right which means entirety of I_{in} can flow in right ok.

So what is the current buffer? We have we have spent a lot of time in the last few lectures talking about CCCS, VCCS and all all sorts of current control sources. A current buffer in this case is essentially a common gate amplifier right ok. So easy way to remember this is which port of the transistor gives you low impedance the source right. So looking into the source gives you the low impedance naturally the source of some transistor should be connected to the input of the CCCS right. So in other words what am I saying? All I am saying is if this is my incremental circuit all I am saying is what to do? You have to put a current buffer.

What is a current buffer? A current buffer what is the incremental equivalent of a current buffer? Incremental equivalent of a current buffer is this where in the gate of the input gate of the current buffer is grounded and this is say this I call this S. So the current will be $g_m \times 0 \text{ minus } V_s$ right and obviously there will also be well I mean let us not include the g_{ds} for the time being and there will also be a resistance R_d connected to right. Now you might turn around and tell me that we know that this current buffer will be realized ultimately will be realized using a transistor. It is a common gate amplifier right it is a common gate stage. So if the transistor in the bottom does not have I mean does not have 0 g_{ds} right it has some source resistance it has some r_{ds} .

So we cannot also neglect the r_{ds} of the current buffer right. So there will be a there will be an internal resistance to this as well. So let us call this r_{ds2} right and where will this r_{ds2} be connected? The r_{ds2} will be connected between the force of the transistor that is the drain of the current buffer and the source of the current buffer right. It is not that it is not between drain and ground it is between drain and source ok. So in other words what is this transistor? What is the let me draw it fresh so that we can do a proper analysis.

So what will it look like? So this should look like so you have V_i here for the original transistor. So let us call this $g_{m1} \times V_i$ there is an g_{ds1} you have a current buffer on top the current buffer is the gate of the current buffer right is grounded. So this we call as V_s this will be $g_{m2} \times 0 \text{ minus } V_s$. Similarly you will have a g_{ds2} and then you will have this R_d or g_d connected between the top and the output side of the current buffer to the ground right and where is V_0 ? This is the V_0 that we have got. So if we do an analysis of this right so let us in order to do this analysis what is going to the V_0 let us not analyze the circuit.


So what will be the Norton equivalent? The Norton equivalent will be output will be so

Norton so for Norton's equivalent we need to short the first in order to find out the I_{sc} right. So what will be the Norton equivalent? We need to find out I_{sc} let us say I need to find out I_{sc} need to find out R_{out} if I find that out then I can put this R_d here and get it done right. So essentially what I am saying you have an R_d here we are trying to find out the Norton equivalent of we are trying to find out the Norton equivalent of the box looking to the left ok. So what is I_{sc} ? How will you go about figuring out I_{sc} ? Let us copy this. So what did you do to get I_{sc} ? You short output port and I will like to find out the short circuit current in which direction in the direction that in which I have marked I_{sc} .

So in other words I am for I_{sc} I am taking the current flowing out of R_d right from the top essentially this will be the I_{sc} ok. Let us find out I_{sc} . So let us do a KCL at this node. You can do a KCL at this node V_s definitely but you can do a KCL at this node V_s but a better way to approach this type of situations is to find out the impedance. So in order to do a KCL at any node you need to know what is the impedance attached to each to the node right.

So sometimes it is useful to pause before you write out the full blown equations to see is it can we ease our life by trying to figure out the impedance associated with the node first and then go ahead and apply a KCL. So what I am essentially asking is what is the impedance looking up right. In other words I am asking is what is the impedance of this guy. This is G_{DS2} this is g_m times minus V_s where this is V_s and this is shorted. What I am saying is what is the impedance looking up.

What will you do the same old same old you apply a V test right and we find the I test and again this instead of putting minus V_s we can flip the direction of the current this becomes $g_m V$ test right. So what is the current through G_{DS2} . This is $G_{DS2} V$ test. So what is I test? I test is g_m plus g_{m2} this is g_{m2} plus G_{DS2} times V test correct. So what is the resistance looking up R_n is 1 by g_{m2} plus G_{DS2} correct.



So what is the resistance looking up here resistance looking up is 1 over gm2 plus GDS2. So in a sense I can then ease my work and say that I will replace this stuff with a resistor replace this entire contraption replace this entire contraption with this resistor right. So let us do that. So if we do that what we end up with see this becomes this remains gm times Vi gm1 times Vi this is GDS1 and we have a contraption here and the value of the resistance is or in terms of conductance if I write it is becomes gm2 plus gm2 plus gm2 plus gm2 plus gm2 plus gm2 plus gm2 plus gm2 plus gm2 plus gm2 and we are trying to see what is the what is the current that is flowing into gm2 plus GDS2. Why are we interested because note that whatever current flows in whatever current flows in through into this contraption has to come out from the other side right.

So in other words what I am saying is if we know the current that is coming out of this node or going into the node I automatically know the current that is coming into that node because this stuff is a black box or red box the way I have sketched it right. So whatever current is because there is no other leakage path there is no other path in which the current can escape. So whatever current comes in from the top has to come out from the bottom or in other words whatever current is going in from the bottom has to come out from the top correct. So if that is the case right so this will be the this will be Isc correct. So what is the current that is what is Isc? So KCL at Vs and Vs will yield the current that is coming into that node Vs is gm times Vi right.

And what is current going how much of it is how so this is Isc right this is Isc. What will be Isc? Isc will be the original current gm times Vi gm1 times Vi whichever was

coming into that node will be divided between two conductances the higher conductance will win in this case the ratio of the conductance will be $g_{m2} + g_{ds2}$ by $g_{m1} + g_{ds1}$ plus $g_{m2} + g_{ds2}$ correct. So if we ensure $g_{m2} + g_{ds2}$ is much much larger than $g_{m1} + g_{ds1}$ then what happens I_{sc} becomes approximately equal to g_{m1} times right. So this is the job of this is the job of a current buffer right this is the job of a current buffer where it will be able to isolate one part of the circuit from the other while transferring the current from one part of the circuit to the other right. So this becomes the I_{sc} but what about the output resistance? So how do you how do you find out the output resistance? So for output resistance we do the same thing as we have been doing.

What will happen to the what will happen to the input? Input will be grounded right because in order to find output resistance we do not bother about we have to desensitize the input. What should we do at the output? We have to apply a test voltage and we need to find out the test current correct. So let us mark out the important aspects. So this is g_{m1} times V_i this is g_{ds1} and since the other unit is also grounded I know this current is g_{m2} times V_s where V_s is this node and this is also g_{ds2} correct. So let us try to figure out what will be the i test if I apply a v test right.

So if we know that what is V_i ? V_i is? V_i is 0 right. Since V_i is 0 so this goes off we are only left with we are only left with this part of the circuit ok. If we further know that if since the current i test is flowing into this contraction since the current i test is flowing into this contraction whatever is coming out will also be i test. If this is i test what is V_s ? What is the value of V_s ? Value of V_s becomes i test times 1 over g_{ds} correct. So this becomes i test times 1 over g_{ds} or let me call it r_{ds1} right.

So let me write it down also r_{ds1} is 1 over g_{ds1} similarly r_{ds2} is 1 over g_{ds2} ok. So V_s becomes equal to i test times r_{ds1} correct. So now if we apply a KCL at this node right if I apply a KCL at the drain terminal right KCL at V_d what should it do? What should it imply? It should imply that the current that is flowing in i test is equal to the two other currents. What is this current? What is the current flowing through g_{ds2} ? Current through g_{ds2} is V test minus V_s times g_{ds2} right and what is the current that is flowing up right that is g_{m2} times V_s . So this becomes minus g_{m2} times V_s correct.

But we know we already know what is V_s ? V_s is equal to i test times r_{ds1} so we can basically replace the same thing. So this becomes i test is equal to the test times g_{ds2} minus if I take V_s common this becomes $g_{m2} + g_{ds2}$ times V_s where V_s is. Make some space here V_s is i test times r_{ds2} right. So now if I push everything alright on the other side it becomes i test 1 plus g_{m2} plus g_{m2} times r_{ds2} is equal to V test times g_{ds2} correct. So which essentially means i test over i test becomes 1 over g_{ds2} times 1 plus g_{m2} plus g_{ds2} times r_{ds2} .

So essentially your R_{out} becomes $1/g_{ds2} + r_{ds2} + 1$ plus and I have made a mistake somewhere this is r_{ds1} right this is r_{ds1} test times i_{ds1} r_{ds1} correct. This is here it is g_{ds2} no problem with that the r_{ds1} r_{ds1} ok. So this becomes $r_{ds2} + 1 + g_{m2} r_{ds1} + g_{ds2} r_{ds1}$ and if I remove the bracket we get $r_{ds2} + r_{ds1} + g_{m2} r_{ds2} r_{ds1}$ this becomes that ok. So let us sketch the network once again and have a brief look into what this actually means. So what is happening here we have r_{ds1} here we have r_{ds2} here and this is vs this is g_m times minus vs and we are trying to find out what is the impedance looking from the top right.

So let us see whether this makes sense. So if I am trying to figure out what is the resistance from the top then it is quite natural to expect that the term of r_{ds1} should appear that is here a term of r_{ds2} should appear that is here right. But we are having an additional term of $g_{m2} r_{ds2} r_{ds1}$. So which among these three terms do you think will dominate clearly the last term will dominate because when a transistor is biased in saturation right it is we expect the g_m times the ideally see r_{ds2} is supposed to be infinite right ideally r_{ds2} is supposed to be infinite because the y_{22} is supposed to be 0 because of some non idealities because of your channel length modulation y_{22} will not be equal to 0 but it will be the small value right. So since we expect it to be a small y_{22} to be a small value we still expect r_{ds} to be a large value right. So in other words we still expect g_m times r_{ds} to be much much greater than 1.

So if that is the case then we can say that this is the term that dominates right this is the term that dominates and in the absence of in the absence of the current buffer what would have been the output resistance in the absence of current buffer the output resistance only would have been r_{ds1} but in the presence of current buffer the output impedance has increased from r_{ds1} to this extra $r_{ds1} + r_{ds2}$ plus some additional additional resistive term which happens to be the dominant term right correct. So in essence what is the small signal equivalent or what is the Norton's equivalent of our buffer network or the current buffer network. So this is i_{sc} what was i_{sc} ? i_{sc} was approximately equal to $g_{m1} V_i$ what is R_{out} ? R_{out} so this I can say is approximately equal to $g_{m2} r_{ds2} r_{ds1}$ right. If $g_{m2} r_{ds2}$ is much much greater than 1 that is a caveat if it's not then this is not true if this is back here then this will be true and since in the transistor bias in saturation we expect this to happen hence can say this R_{out} is approximately equal to $g_{m2} r_{ds2} r_{ds1}$ and we have our R_d connected and we are taking the voltage across the R_d . So what is what is V_0 ? V_0 will be i_{sc} right minus i_{sc} times R_d parallel R_{out} which is minus g_m times V_i R_d parallel this this guy r_{ds1} times g_{m2} times r_{ds2} .

$$\Rightarrow \frac{V_{\text{Test}}}{i_{\text{Test}}} = \frac{1}{g_{ds2}} \left(1 + (g_{m2} + g_{fs2}) r_{ds1} \right)$$

$$\Rightarrow R_{\text{out}} = r_{ds2} \left(1 + g_{m2} r_{ds1} + g_{fs2} r_{ds1} \right)$$

$$\Rightarrow R_{\text{out}} = r_{ds2} + r_{ds1} + (g_{m2} r_{ds2}) r_{ds1}$$

Do you think the situation has improved with respect to a common source amplifier or the situation has worsened? Clearly the situation has improved because now the current division is happening between R_d and an R_{out} which is multiple times of r_{ds1} in a common source amplifier right so in a CSM this would have been g_{m1} times V_i r_{ds1} and then R_d . So instead of r_{ds1} now you are having an amplified version of r_{ds1} right so this I can say this is almost equal to R_{out} almost I can say this is equal to some amplified version some A times r_{ds1} note that this A is not the amplifying factor of the transistor right not the amplifier not the amplifying factor for the common source amplifier stage right this is some factor and that factor is let me call this A_2 right so looks like instead of r_{ds1} now you have A_2 times r_{ds1} where A_2 is g_{m2} times r_{ds2} right since you have a higher resistance essentially this is a contraction is a better current source than the contraction on the body. So in a nutshell what did we see in today's lecture what we essentially saw was there is a non-ideality in our transistor which we have not been considering till now and the non-ideality is the output impedance of the transistor we have been considering that Y_{22} is 0 for our transistor but as it turns out that is not so there is a some finite non-zero Y_{22} which means the output impedance of the transistor is not infinite right till now we have been considering that the output impedance of the transistor is infinite it is an ideal voltage control current source as it turns out it is not because it has some finite output impedance. Now if you have a finite output impedance which is r_{ds1} in this case and we want to use this contraction as a common source amplifier so naturally the entire current incremental current of g_{m1} times V_i will not flow into the output load that we purposefully have put but there will be a current division between the internal impedance of the transistor that is r_{ds1} and the output load that will drop the gain that will drop the gain of the transistor. So what is the

solution the solution is to put a current buffer in between the current buffer to help the incremental current from the transistor to flow into the into the load R all right.

So if we put the current buffer in what we see we see that we are able to make the entire contraption look like a better current source because now the short circuit current remains almost the same under certain condition obviously and whereas keeping making the output output resistance output resistance higher right. So this becomes a this becomes a better current source right. So this readily gives you a first hand first hand example of the use of a current buffer in a practical circuit okay. So we will stop here in the next lecture we will see how do we actually bias this this this circuit ultimately now it has become a two transistor circuit. So we are graduated from a single transistor circuit to a two circuit two transistor circuit in order to in order to mitigate a non-ideality right.

So we will see how to bias this this network in the next lecture right okay. .