


Course name- Analog VLSI Design (108104193)
Professor – Dr. Imon Mondal
Department – Electrical Engineering
Institute – Indian Institute of Technology Kanpur
Week- 5
Lecture- 21, module-01

Welcome back, this is lecture 21. So, in the previous lecture we were doing we were looking into when we ended the previous lecture we were looking into a topology of common gate amplifier or in other words we are looking into a topology where we could get a current input and we were able to get a current output by that what we essentially meant was that we wanted a current control current source right. So, what was the topology that we ended up with? So, the transistor is biased with a constant current source, the gate is biased with some $R_1 R_2$ where the input DC voltage at the gate the DC voltage at the gate is V_{gq} . We have a sinusoidal voltage. So, the current source with some source resistance R_s and I would like to we would like to ensure that what would you like to ensure? We would like to ensure that all of this I_{in} flows out of the transistor and flows into the load right. So, what was the load? The load is as usual connected with a capacitor which is C_2 .


So, this is R_d this is R_l and the input was as usual connected through a capacitor C_1 right and what did we these are connected obviously and what did we conclude? We concluded that in order to ensure that all of I_{in} we can as well reverse the polarity of I_{in} because this is incremental reversing the polarity will help with the analysis to some extent. What we need to ensure? We were trying to ensure that all of this I_{in} flows into M_1 right flows into the source of M_1 because I_{in} has two places to go, I_{in} can go here or I_{in} can go into M_1 right. Mind you when I am saying that I_{in} can go to the right or the left I am I am citing the incremental picture of the topology. So, incrementally what we have? We have we have the MOSFET whose gate is connected to ground right through resistance of R_1 parallel R_2 this is V_g this current source I_o is open circuited in the in the incremental sense assuming C_1 has been sized to be short circuited at the signal frequencies.

So, we essentially have this and this is g_m times V_s where V_s is the source voltage and on top we have a combination of R_d parallel R_l and this obviously is grounded. So, we wanted all of I_{in} to flow into flow into the g_m for that we saw that we are needed to ensure that $1/g_m$ has to be much lesser than R_s because the resistance looking up the resistance looking up into the source is $1/g_m$. So, as long as we ensure that $1/g_m$ is much lesser than R_s all of I_{in} would like to flow into the low impedance path that is into the $1/g_m$. Now, if I_{in} flows into the low impedance path then obviously the only way it can come out is through the top of the transistor and it will flow into R_d parallel R_l right.

So, if 1 over if this condition is satisfied then the current that will go in will be I_{in} and the current that will come out from the other side will also be I_{in} .



So, hence we were able to isolate the load resistance R_d from R_s and we are able to buffer we were able to buffer the current between the load and the source right. So, in a in the classic topology so, let me write this condition here right. So, a ideal current control current a current buffer has a as this as its input has this as its incremental model that is if the input if this current is I_1 the current at the other port will be some α times I_1 right, but in our so that so that even if you have a even if you have a non ideal current source of I_{in} and R_s all the current will flow into I_{in} right this is ideally. However, in our case in our case what we have in our case obviously, here we also have R_d parallel R_l in our case what we have in our case we do not have the input to be short circuited in our case input is input impedance is $1/g_m$. Now, in the presence of I_{in} and R_s what amount of current will flow into $1/g_m$ the amount of current that will flow in will be will be g_m by g_m plus g_s times I_{in} where g_s is $1/R_s$ and this current is getting buffered and this buffering factor is 1.



So, if this is I_1 this is I_1 and the output is flowing into R_d parallel R_l right. So, this essentially is what is happening in the incremental feature in the circuit on the top. So, now, we while we ended the previous lecture I had requested you to find out if I_{in} is a sinusoidal waveform right if I_{in} is equal to $I_p \sin \omega t$. So, let us see say if I_{in} is equal to $I_p \sin \omega t$ what will be the what will be the constraint on I_p correct. So, what I

am essentially saying is this I_{in} is a sinusoid.

So, let me draw it somewhere else. So, say this I_{in} is a sinusoid while going while going up it goes up to I_p while going down it goes down to minus I_p ok. So, let us do the going up first. So, what is happening when the current through I_{in} is increasing? So, what should we do we should we should first try to try to intuitively see what is happening if I_{in} is increasing because the transistor M1 we have to ensure that the transistor M1 stays in saturation and away from cut off. So, now, what do you think if I_{in} is increasing in the direction shown what is going to happen? If I_{in} is increasing you are pushing in you are pushing in current into the node into the source.

So, what happens if you push in current into the source? The source voltage is bound to rise right if the source voltage rises what is going to happen what do you think is the transistor going into going into going out of saturation or into cut off? Clearly if the source voltage is increasing then the gate to source voltage is decreasing if the gate to source voltage is decreasing which means the transistor is going towards cut off. Now, you might also want to check what is happening at the drain. So, the so if I_{in} is increasing the increased current the increased current where is it flowing that increased current is flowing into the drain right the increased current is flowing into the drain and it is also increasing the voltage at the drain. So, the voltage at the drain increases then clearly the transistor is going is comfortably in saturation. So, we do not have to worry about the saturation condition, but we have to worry about the cut off condition.

So, what is the criteria for cut off condition we need to satisfy? We need to ensure that the total I_{ds} is always greater than 0. So, what is total I_{ds} for cut off? So, let me say when I_{in} increases M1 tends to go towards cut off fine. So, in this case what we need to see we need to see what is I_{ds} . What is I_{ds} ? I_{ds} is a quiescent current plus the incremental current. What is quiescent current? Quiescent current is I_o correct right and what is the incremental current? The incremental current from where am I getting the incremental current I am getting from this picture right on the picture on the right.

So, incremental current is clearly I_{in} under the assumption that $1/g_m$ is much less than R_s right. So, but incremental current is I_{in} in which direction is it positive or negative? It is obviously, going in right. So, with respect to the direction of I_o it will be negative. So, which means I_{ds} will be I_o minus I_{in} correct. So, this has to be greater than equal to 0 which means that worst case condition is I_p has to be less than equal to I_o right.

So, this is the cut off condition for I_p right. So, if you want if you are trying to design a circuit for which you would want to ensure that a lot of I_{in} has a very high large amplitude without pushing the transistor into saturation then what you need to do? You need to ensure

that the transistor is biased with a larger current right ok. So, if now let us say the other way other condition when I_{in} is decreasing what is happening? So, let us look at the transistor once again if I_{in} is decreasing that is I_{in} going negative if I_{in} is going negative what is happening? So, let us if I_{in} is going negative which means I am drawing current out right. So, I am drawing current out of the source if I am drawing current out of the source what is happening to the source voltage? Source voltage is decreasing this current is also being drawn out from the drain since the current I am drawing out from I am drawing the current out from drain what is going to happen to the drain voltage? Really the drain voltage is dropping which means the transistor is going towards linear region right. So, we see this we find out the same constant we find out the constant for the linear region case.

$$\begin{aligned}
 & \text{If } i_{in} = I_p \sin(\omega t) \\
 & \text{When } i_{in} \uparrow \quad M1 \text{ tends to go towards cut-off.} \\
 & i_{DS} = I_D - i_{in} \geq 0 \\
 & \Rightarrow I_p \leq I_D \\
 & \text{When } i_{in} \downarrow \quad M1 \text{ tends towards linear region.} \\
 & v_{D0} \geq v_{G1}
 \end{aligned}$$

So, when I when I_{in} is dropping $m1$ tends towards linear region ok. So, what is the condition then? The condition is total V_{ds} has to be greater than equal to total I do not have to bother about source the total V_{ds} should be greater than total gate minus 1 threshold voltage total voltage at the gate minus a threshold voltage. So, what is the total voltage at the drain? Total voltage at the drain was the quiescent voltage plus incremental what was quiescent? Quiescent was V_{dd} minus I_o times R_d right. So, let us check whether that is indeed correct right yeah. So, the voltage here was V_{dd} minus I_o times R_d because I_o was flowing through through R_d ok.

What about the incremental what is the incremental part for the drain voltage? So, clearly if I_{in} is if $1/g_m$ is much lesser than R_s again all of I_{in} is flowing out of that node right. Since all of I_{in} is flowing out of that node what is the incremental voltage at this node? The incremental voltage at this node will be minus I_{in} times R_d parallel R_l right when I_{in} is flowing out. So, I should also make a note here assuming $1/g_m$ is much much lesser than R_s . Similarly, if we make the same assumption then the voltage at the drain will be V_d quiescent voltage minus I_{in} or let me simply write I_p because this will be worst case in

case of when I_p when the I_{in} is at it is at its negative half cycle peak of the negative half cycle. So, V_{DD} minus I_D R_D minus I_p times R_D parallel R_L should be greater than equal to total V_g .

When i_{in} is M_1 tends towards linear region,

$$V_D \geq V_G - V_{TH}$$

$$\Rightarrow V_{DD} - I_D R_D - I_p (R_D || R_L) \geq (V_{GQ} - V_{TH})$$

$$\Rightarrow I_p \leq \frac{V_{DD} - I_D R_D - V_{ovQ}}{(R_D || R_L)}$$

What is total V_g ? Total V_g is the quiescent V_g , quiescent V_g is V_{gq} right. So, this is V_{gq} . What is the incremental V_g ? Clearly incremental V_g is 0 because no excitation has been applied at the gate right minus 1 threshold voltage which means what? Which means I_p has to be less than equal to V_{DD} minus $I_D R_D$ right minus V_{ovQ} because this stuff was V_{ovQ} quiescent divided by divided by R_D parallel R_L right. So, which essentially means that you have 2 constraints you have I mean like before you have 1 constraint here and you have 1 constraint here. If I_p is supposed to be a if I_n is supposed to be a sinusoidal current source then the worst of these 2 constraints right will determine the amplitude because you would neither want the transistor to go out of linear region or into cut off right.

Whichever is minimum of these 2 will determine whether the transistor actually is in proper operating condition or not right. .