

Course name- Analog VLSI Design (108104193)
Professor – Dr. Imon Mondal
Department – Electrical Engineering
Institute – Indian Institute of Technology Kanpur
Week- 6
Lecture- 17

Now, welcome back this is lecture 17. So, in the previous lecture we were seeing one of the examples of biasing a transistor with a constant current source and what was the motivation for that? The motivation for using a constant current source bias was that if we could bias a transistor with constant current source we saw that the g_m the trans conductance of the transistor was potentially independent of any threshold voltage variation and also its variation with respect to mobility was minimal or lesser than the case where we bias the transistor with a constant V_{gs} right. So, naturally constant current bias is quite often the preferred way of biasing analog circuit amplifiers right. So, we were trying to see the reason behind we are trying to see the reason behind why what is the intuition behind the fact that a constant current bias was able to keep the g_m constant right and what we saw was that one of the techniques of using constant current bias or one of the techniques of developing a constant current bias was to feed the current source right feed a current source directly into the drain observe the voltage at the drain right. What happens if the voltage at the drain is tends to increase with the voltage at the drain tends to increase what information am I gathering if the voltage at the drain is tending to increase the information that I am gathering is that the current that I am pulling out right. So, let us assume there is a small capacitance small parasitic capacitance C_p connected at the drain of the transistor you need not assume this always, but putting a memory element like a capacitor gives an intuition of time that gives an gives a feeling of feeling of time.

So, let us assume that at time t equal to 0 we had biased this transistor with a certain V_{gq} and we connected I_o to the drain and the V_{gq} that we connected was such that the current through this transistor would have been I_{dsq} and if I_o were greater than I_{dsq} what would have happened the voltage at V_d would have increased right. If I_d for example, if I_o is greater than I_{dsq} what will happen a difference current of I_o minus I_{dsq} will flow into this capacitor. So, naturally the voltage at V_d will increase. So, what if I only observe the voltage at V_d what information am I gathering information that I am gathering is is that the transistor is not strong enough to pull a current of I_o that is the information that I am gathering.

So, if this is not strong enough what should I do what knobs do I have I have the V_{gs} knob to turn right. So, what what do I need to do we need to if the transistor if I_{dsq} is lesser than I_o I need to increase I_{dsq} which means I need to increase V_{gs} since V_s is grounded which

means I have to increase V_g right. So, in a sense if V_d is increasing we need to increase V_{gq} . So, then we saw that what is the easiest way to most convenient way of achieving that architecture the most convenient way of achieving the architecture is to simply connect the gate and the drain right. So, in this case naturally we also saw that the transistor will always remain in saturation because V_d is equal to V_g assuming the threshold voltage is greater than 0 right.

Lecture 17

$$V_{GS} = V_{TH} + \sqrt{\frac{2 I_D}{\mu_n C_{ox} (W/L)}}$$

$$g_m \text{ is invariant in } I_D \text{ to } V_{TH} \text{ variation}$$

$$V_{GS} \text{ auto corrects itself with change in } V_{TH} \text{ and also with change in } I_D$$

So, which almost always is the case in the types of MOSFET that we use. So, in that case your transistor will always remain at saturation and this is done using negative feedback right or this is done using feedback why this is done using feedback this is done using feedback because I am observing the output voltage what is output voltage this is drain is the output voltage I am observing the drain and taking a corrective action at the gate ok. So, then we also saw that the V_{gs} of such a configuration I mean V_{gs} of this transistor can also be expressed as threshold voltage plus under root $2 I_D \mu_n C_{ox} W$ over L ok. And from this also we got the intuition that if I_D is constant right if I_D is constant and $\mu_n C_{ox} W$ by L is constant then naturally V_{gs} will V_{gs} minus threshold voltage is constant which in other word other way of saying is that if the threshold voltage changes for some extraneous reasons then the V_{gs} will change automatically right. If the threshold voltage increases the gate voltage will automatically increase in order to adjust for that for that current I_D right.

So, this other way of saying the same thing is V_{gs} auto corrects itself with change in threshold voltage and also with change in I_D right. Why do I say that V_{gs} auto corrects with change in I_D ? Naturally I mean the same argument can be given with respect to I_D if I_D let us say for some reason I_D has increased right what will happen? If I_D has increased and let us assume I_{DSQ} has not then naturally the drain voltage will start to increase and because the drain and the gate are connected together the gate voltage will also increase

thereby increasing r_{ds} . So, this is equivalent to saying there is a V_{gs} auto corrects or auto adjusts or auto biases itself if you connect your transistor in this configuration right. So, the example that you can I mean real life example that you can think of is I mean completely non-electrical example is let us say you want to buy a birthday gift for your friend you do not know what gift will please your friend. So, you can do one or two things you can either take a gamble right buy one buy some gift and give it to your friend your friend might like it might not like it.

The alternate thing to do is to ask your friend upfront what gift do you want if your friend tells you what gift you want she wants then you go and buy the same thing and present it right. So, assuming that your friend told you the right thing to start off she will be will be happy with the gift right. So, this is equivalent to the example in this is you are asking the transistor to develop its own voltage in order to set up in order to sink in the current I_o your requirement is you need to sink in the current I_o you do not know what V_{gs} to give right. So, you are asking the transistor what we tell me what V_{gs} you want so that current of I_o can be sunk in the transistor says fine connect it in this format and I will give you the adequate V_{gs} now you change I_o the V_{gs} will also also change ok great. So, what is the moral of the story the more why are you doing all these things we are doing all these things because in this case this is g_m is invariant of threshold voltage variation right or invariant to threshold voltage variation and also g_m of this transistor is not as sensitive to mobility variation as it was in the constant voltage bias case ok.

So, but note that we need to we need to ultimately make a common source amplifier right. So, in a common source amplifier what is our configuration. So, let us we know that our configuration for the common source amplifier is this we needed how do you bias the input we needed to bias the input in the first place with some V_{gsq} and that V_{gsq} cannot be a voltage source right cannot be a constant if this is constant then you have trouble right the trouble was a g_m was strongly had a high dependence on threshold voltage and mobility. So, now, what solution do I have all I am saying is that this V_{gsq} cannot be cannot be a fixed voltage, but the V_{gsq} has to be such that I sink in a current which is let us say equal to some I_{ds} let us say this current has to be this current has to be I_o I am looking forward to generating a V_{gsq} which is such that we senses the current I_o and gives me that V_{gsq} right. So, what is the new problem statement the new problem statement is we are looking for a way to generate V_{gsq} which is exactly of the value required that is required to generate a current I_o through let us say M_1 , but it has to auto adjust with respect to change in threshold voltage or I_o right.


So, essentially this is what we are looking for and this is what we saw in the in the previous lecture right. So, what is the benefit of this if we can do this then naturally the g_m of M_1 will be invariant of any threshold voltage variation ok. So, how do I do that? So, what are

we looking for we are looking to generate a V_{gsq} we are looking to generate a V_{gsq} whose value is threshold voltage plus $\sqrt{2 I_o / \mu_n C_{ox} W / L}$ right. How do I generate that? We have just now seen in the previous page how to generate that right and obviously, we have to assume that we have a current source available because ultimately we are planning to do a constant current source biasing right. So, then how do I generate this V_{gsq} let us say I take another transistor and let us say this is M_o and the I assume that M_o is exactly equal to M_1 they are identical to each other which essentially means that the threshold voltage of M_o is exactly equal to M_1 the mobility of M_o is exactly equal to M_1 right.

So, let us assume that we have a transistor and we plug in the current source and connect the drain at the gate what will be this voltage? What will be this voltage that will be generated? This voltage will be exactly equal to the voltage that is required that the transistor M_1 is looking for in order to generate a bias which is in which is which will give me a constant which will give me a g_m which is invariant of threshold voltage variations right ok. So, which essentially means that what I need to do I need to essentially connect these two terminals ok. So, now, when I connect these two terminals what is this V_{gsq} ? V_{gsq} is this voltage essentially becomes threshold voltage plus $\sqrt{2 \mu_n C_{ox} W / L}$ and now you see if threshold voltage changes if threshold voltage changes then nothing changes right I mean this threshold voltage changes threshold voltage increased by 100 millivolt if threshold voltage increases by 100 millivolt this gate voltage of M_1 also increases by 100 millivolt right while keeping thus keeping V_{gs} minus the threshold voltage constant or in other words thus keeping the overdrive voltage constant. If you keep the overdrive constant I_o remains constant if I_o remains constant your g_m remains constant with respect to any threshold voltage variation and this seems to be a good way of good way of biasing your common source amplifier. Note that I have not yet applied the signal this is still in the biasing stage ok.

So, now, I made certain assumptions what assumptions did I made? One primary assumption that I made was M_o is exactly equal to M_1 right. Now, as it turns out here in comes the primary difference between a circuit design which is made using discrete components on a breadboard and a circuit that is made in an integrated in a way for in an integrated environment or in a VLSI design right. So, what is it? What is the primary difference? When you are designing on a breadboard let us say you purchase one MOSFET from your vendor and you purchase another MOSFET from some other vendor or maybe from the same vendor there is no guarantee that those two MOSFETs will have identical characteristics right. So, however, in a in a in an integrated circuit environment as it turns out in a very small area you can pack in large numbers of transistors. Now, as it turns out the variation of threshold voltage within a small area is minimal.

Similarly, the variation of mobility within a small area is minimal which essentially means that there is a large amount of correlation or matching between transistors in an IC in an integrated circuit environment when they are placed very close to each other right. Since there is a large amount of correlation or matching between transistors when they are placed very close to each other depending upon how you put them in an integrated circuit it is expected that the threshold voltage of adjacent transistors which are placed close by and also having similar sizes will have almost near identical threshold voltage and mobility right. So, this is a beauty of integrated circuits and that is why these type of configurations can often be used. So, there is one more nomenclature for this circuit and this is also called a current mirror circuit. The reason it is called current mirror is if you concentrate on only the currents that is flowing the current in the left branch is I_o , current in the right branch is also I_o .



If I change the current in the left branch from I_o to let us say I_1 , what will happen to the current in the right branch? The current in the right branch would also change from I_o to I_1 why because the moment current in the because the moment current in the left branch changes, it changes the VGS of M_0 thereby changing the VGS of M_1 and how much it will change? It will change by the exact amount that is needed to sink in a current of I_1 , right? So, hence the current in the right branch is mirroring the current in the left branch and hence this is also called a current mirror bias, this is also called a current mirror bias, ok. Ok, great. So, now, we have I mean we have figured out a way of biasing our let us say a potential common source amplifier in a way whose g_m does not change with threshold voltage and g_m is quite less sensitive or yeah quite less sensitive with respect to mobility variation. So, now, the next question is how do I how do I apply an input? Ultimately I mean this is the bias picture ultimately we will also have to apply an input, right. So, let us let us see that.

So, this is our output side of the common source amplifier has not changed. So, the analysis and the output side is exactly whatever or the synthesis of the output side is exactly whatever we had initially we had initially envisioned, but now we have now we have a now we have a problem to solve and the problem is the fact that I have a incremental voltage V_i and a source resistance R_s . I have to add it to this network such that such that I have to add it to the network such that incrementally the voltage that develops across M_1 is equal to V_r , right. So, what am I looking for? So, let me let me remove this R_L part because that is not giving me any extra information for the purpose of this discussion and unnecessarily taking a lot of space let me remove that. So, what are you looking for ultimately we are looking for a configuration in which our incremental model of our common source amplifier should look like this.

So, this is R_d . So, this is V_g . So, this is g_m times V_g or g_m times V_i . This is what we want, right. Incrementally this is the gate should I mean the source should be shorter, right.

This is we want. So, the question is how do I how do I where do I connect this V_i and R_s . Now, clearly this V_i and R_s has to be connected at the gate of M_1 . There is no doubt about that because ultimately this here we see this V_i and R_s being connected to the gate. I mean that is what a common source amplifier is where the input is applied between the gate and the and the source.

So, let us do that. So, what happens if I let us say I put R_s here and let us say I connect it here, right, right, ok. So, now, what do you think is going to happen? Will this work or will this cause a problem? So, now, moment you edit a circuit, right, moment you change a circuit by connecting something to somewhere you have to go back and do two things. You have to go and see whether it has changed its quiescent biases, right, because ultimately the quiescent biases changes then I mean nothing will work and number 2 is to see whether it satisfies the incremental picture, right. So, the let us see let us see if the quiescent bias has changed, right. So, in order to figure out if the quiescent bias has changed what do I need to do? I need to null the any incremental signal.

So, I ground R_s , right, I ground this part. What do you think has quiescent bias changed? Clearly it has changed because when R_s was not when this extra contraption was not there what was the current that was flowing. So, let me connect it here then I will be able to make the point in a better way. So, what was the current that was flowing through this branch when R_s was not present? When R_s was absent, right, when R_s was absent this current was clearly 0, right, because into the gate of M_1 we were seeing a capacitor since the capacitor gives you infinite impedance at DC.

So, this current was 0. Now, what is going to happen? Now, we have an R_s what is going

to happen? Now, depending on the value of R_s there will be a current division. So, some part of I_0 , let us say α times I_0 will flow into R_s . I mean you can very accurately find out what is α times I_0 you can simply write out the equations, right. So, let us assume that if you have a if this develops a voltage V_g , right, this develops a voltage V_g the current through M_0 will be current through M_0 will be $\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_g - V_{th})^2$ and the current through R_s will be $\frac{V_g}{R_s}$. So, $\frac{V_g}{R_s}$ this has to be equal to I_0 and then you this is a quadratic equation you solve the quadratic equation and you will get a value of V_g .

But the key thing to note is that the current I_0 is not flowing into M_0 only, current I_0 is flowing into R_s also and if the value of R_s is small then most of this current I_0 will flow into R_s , right and naturally the current into M_0 will become much smaller than I_0 . Naturally, if the current into M_0 becomes much smaller than I_0 the current in M_1 will also become much smaller than I_0 because M_0 and M_1 are current mirror circuits, ok. So, we cannot do this. So, what is the what will be the solution? So, we already have done this in other perspective in other cases where we do not want a DC current to flow, right. So, what is the issue? We do not want any DC current.


So, we have this R_s , we have this contraction of R_s and V_i and we do not want any DC current to flow. So, what contraction can you think of that prevents the DC current from flowing? Clearly a capacitance will do the job, right. So, let us put the capacitance, let us put the capacitance. So, if I put a capacitance and I mean let us call this capacitance C_{∞} , right. Let us call it C_1 for the time being then we will call it C_{∞} later, right.

If I have this if I put this capacitance C_1 , right. So, then does it disturb the bias point of M_0 and M_1 ? Clearly it does not, right because now all the current still that all the all of I_0 flows into M_0 creates the appropriate voltage to at the gate of M_1 which is required to set up the current of I_0 in M_1 . So, this current still remains I_0 . So, good, right.

So, this is good news, right. So, what about so this is as far as the biasing picture is concerned. What about the incremental picture? So, what is again what is the goal? The goal is to ensure that we have to design it in such a way that this voltage is almost equal to V_i , right. Ultimately we want ultimately we want this configuration to get materialized, right. So, our goal is again still to ensure that the gate voltage of M_1 is almost equal to V_i . So, which essentially means that we have to figure out if there is if there is a if there is a loading effect in the in the incremental picture, right.

So, if let us say no current where being no incremental current where being drawn through this path, right. So, let us say this is I_{in} in I_{in} incrementally where 0, right. If I_{in} where 0 then V_g would be equal to V_i , right. So, let me write it down. If I_{in} is almost equal to 0

then V_g will naturally be equal to V_i .



This is our goal then, right. So, we have to ensure that we have to ensure that nothing loads nothing loads this contraction of nothing loads this contraction of V_i and R_s right. Nothing loads this contraction of V_i and R_s . If something loads this contraction of V_i and R_s which means that in the incremental picture I will have in the incremental picture I will have some loading which means V_g will not be equal to V_i right which means I will not be getting an output current of g_m times V_i right. So, so then let us figure out whether this is loading or not right. So, how can I figure this out? So, let us go to the next page ok.

So, let us see this in the incremental picture what is V_g how will I know what is V_g in the incremental picture? So, clearly first thing we have to see is what is the impedance looking into the node V_g correct. So, we have a capacitor. So, we are interested to find out what is the impedance looking in right. So, is this infinity or is this something else? So, let us see right let us do an analysis and see. So, what should I do assuming that I mean M_1 is in I mean I mean we do not have to assume anything.


So, let us do the brute force analysis and see right. So, what will be the what will be the impedance to the right into the gate of M_1 is infinity. So, we do not have to bother right. So, it is almost as if M_1 does not exist what is the impedance to the left? So, this we have to see right. Now, if you see is not going to the it is not only going to the gate right looking to the left I mean looking this side right.

So, so we are not only seeing the gate of a transistor and we are not only seeing the gate of M_0 we are also seeing the drain of M_0 . So, then and the gate and the drain are connected. So, we will have to do an analysis to see whether what is the impedance looking to the left. So, what will be the impedance? So, let us do let us replace the contraction of M_0 .

So, M0 again it is in saturation. So, I can replace the source is grounded right. So, source is grounded. So, this this is g_m times whatever the V_g is right. So, this is drain right.

So, this is this is the drain. So, this was the drain right. What about the current source? What should I do with the current source? So, the current source here clearly goes off because in a incremental sense the the constant current source is an open circuit right. What about the gate? Clearly the drain and the gate are connected together because that is how it is connected in case of M0. So, this is $g_{m0} V_g$ not $g_m V_g$ because I mean I had wanted to distinguish between g_m M0 and M1 transistor. And what are we looking for? We are looking for what is the impedance looking in.

So, how do I find out impedance? We have done it multiple times before. So, let us put in a test voltage right. If I put in a test voltage and I try to figure out what is the test current the ratio of V_{test} or I_{test} will be my impedance. So, if I put in a test voltage what is V_g ? V_g is V_{test} .



So, what is this current? This current is $g_{m0} V_{test}$. So, this current is equal to I_{test} . So, I_{test} is equal to $g_{m0} V_{test}$ which means what? Which means V_{test} over I_{test} is equal to 1 over g_{m0} right. So, which means this is the this is the R_{in} this is this R_{in} and you see this R_{in} is is far from being infinity right. If we if we desire large values of g_m in order to desire large gain then clearly you see that 1 over g_{m0} will not be large if g_{m0} is large right. So, this so if I connect this contraction of $V_i R_s$ in this capacitor then it will clearly load ok.

So, what is what is the solution? So, let us let us see. So, clearly this is not possible. So, because this is loading so, to do something. What is the problem again? The problem again is looking in your R_{in} is not large right. So, what should I do? What should I do with what should I do in order to in order to ensure that the contraction to the left does not load load

the incremental contraption. So, what did we do in case of a common source amplifier when we were doing voltage biasing? We had put this R_1 R_2 contraption right.


We had put this R_1 R_2 contraption in order to what was that R_1 R_2 contraption doing? We were not fixing the voltage at the gate of a transistor with a constant voltage source because it would not have allowed the voltage at the source voltage at the gate to change. Similarly, if we assume that g_m is very high g_m is infinity right. If g_m is infinity what is R_{in} ? R_{in} goes to 0 which means that if for a very large g_m this is almost a short circuit right. This is almost like a voltage source. So, what was the remedy in the earlier case when we are designing common source amplifier? The remedy was to isolate the voltage source from the incremental source with a resistance right.

So, so the same thing we can do here we can put a large resistance say R_c right. So, we can so we put a large resistance R_c where R_c let us say tends to infinity right. If R_c tends to infinity what is the impedance looking in? So, clearly the impedance looking in now is what is R_{in} now? R_{in} will be whatever R_{in} we had earlier that is $1/g_m$ plus R_c and pass it tends to infinity then dividing value of R_c really R_{in} when R_c tends to infinity is infinity. So, then we are all good to go which means that I can essentially now connect connect the other side of the capacitor to the gate of to the gate of M_1 without any without having any any problem correct. So, now we are not loading now we are not loading the incremental source at all fine, but now a moment somebody says that is something is infinity in the earlier cases we saw R_c is infinity in this case capacitance is infinity in this case I am saying R_c is infinity again R_c infinity is not possible correct.


So, just like a capacitor infinity is not possible then we need to figure out what is the constraint on R_c C_1 these extra components that we have included in the circuit in the network we need to figure out what are the values of those right. So, if we can figure out the values appropriately then we should be fine. Now note that we need not bother about that DC part at all because the impedance given by the capacitor is actually infinity right that is one constant that is actually infinity. So, this is the impedance given by the capacitor is actually infinity we did not bother about the DC part we only have to bother about the AC part right. So, what should I bother about like before what do I need to see I need to see the time constant of the of the network right time constant of the circuit from the perspective of the capacitor ok.

So, if I find out the time constant of the network right it is a single capacitor loop what is the loop incrementally what is the loop. So, so if I sketch this circuit once again. So, this is let us say g_m V_g this is the drain drain and gate are connected this is V_g then you have R_c right then you have C_1 then you have R_s ok. And we are trying to figure out the

time constant since we are trying to figure out the time constant I got rid of V_i right when I got rid of V_i which means V_i goes to 0 which means it becomes a short circuit right. So, now what is the time constant of this circuit now clearly in order to figure out time constant I have to see what is the Thevenin equivalent what is the Thevenin equivalent impedance looking from both the both the terminals of the capacitor C_1 right.



On the bottom side this is R_S on the top side what is this on the top side what do I see top side I see R_{in} right top side I see R_{in} and what is R_{in} R_{in} is 1 over g_m plus R_C correct. So, essentially again equivalent network becomes R_{in} this is grounded you have C_1 this is R_S these two are rounded which means I can close the loop right. So, what is the equivalent what is the capacity what is the time constant τ is R_{in} plus R_S times C_1 right. So, in order for in order to ensure in order to ensure that in order to ensure that the signal passes through the capacitor without any hindrance right in order to ensure that the signal passes through the capacitor without any hindrance what should I ensure. So, we should ensure that ωRC_1 to behave like an infinite capacitor we need to ensure τ is what τ is much much greater than 1 over ω naught where ω naught is the signal frequency which means that the constraint on C_1 becomes C_1 has to be much much greater than 1 over R_{in} plus R_S what is R_{in} R_{in} is 1 over g_m plus R_C plus R_S right.



For C_1 to behave like an infinite capacitor

$$Z \gg \frac{1}{\omega_0}$$
 (ω_0 is the signal freq.)

$$\Rightarrow C_1 \gg \frac{1}{R_{in} + R_S} = \frac{1}{\frac{1}{g_m} + R_C + R_S}$$

So, this is the constraint on $C1$ that you need to satisfy, but now you will ask me the question what is R_c because how do I know what R_c is also something that we have incorporated how do I know what is the value of and what is the constraint on R_c and that would be a perfectly legitimate question and let us let us answer that also. So, let us assume again let us assume that your we have we have been able to size $C1$ such that $C1$ acts as a short circuit ok. So, if $C1$ acts like a short circuit what does the incremental picture look like now. So, let me sketch that incremental picture again. So, this side becomes R_s and this is V_i this is the node that I am interested in right because I have $M1$ here on the left side I have R_c on the left side I have R_c and I have this contraction of this transistor whose gate and drain are connected and what was the impedance looking into this node into the gate of this contraction right because the gate and drain is connected this is it was 1 over g_{m0} ok.

Assuming $C1$ acts like an infinite capacitor

$$U_{gm1} = U_i \frac{R_c + 1/g_{m0}}{R_c + 1/g_{m0} + R_s}$$

if $U_{gm1} \approx U_i$
we must have $R_c + 1/g_{m0}$


So, essentially this becomes 1 over g_{m0} right. So, let us say $V_g M1$ we need to figure out what is the constraint on V_g what is the constraint on R_c such that $d g M1$ is almost equal to V_i right. So, what is the constraint assuming $C1$ acts like an infinite capacitor what is the constraint on $V_g M1$. So, $V_g M1$ or rather what is the constraint on R_c for that we have to see right what is $V_g M1$ $V_g M1$ is V_i times R_c plus 1 over g_{m0} by R_c plus 1 over g_{m0} plus R_s right. And if $V_g M1$ has to be equal almost equal to V_i what do I need to ensure we must have R_c plus 1 over g_{m0} be much much greater than R_s or R_{in} other words we need to ensure R_c is much much greater than R_s minus 1 over g_{m0} ok.

So, if we can ensure this then we are good to go ok. So, this you can all this you can also figure out without writing equations because ultimately what are we looking for if we say that $V_g M1$ almost has to be equal to V_i essentially what we are saying is that this additional contraction that we have should not load the contraction of V_i and R_s because this should

if $v_{gs} \approx v_i$

we must have

$$R_c + 1/g_{m0} \gg R_s$$



not load which means its own impedance whatever impedance this extra contraction had which is R_c plus $1/g_{m0}$ has to be much much greater than R_s right. So, as long as we as long as we satisfy this we will be will be fine right. So, essentially what is what is the final configuration that we have a common source amplifier with a current mirror bias becomes now we can put back the output side also. And the values of you would by now we know how to choose the values of C_1 C_2 R_c and so on right. Let us stop here. Thank you.