


Course name- Analog VLSI Design (108104193)
Professor – Dr. Imon Mondal
Department – Electrical Engineering
Institute – Indian Institute of Technology Kanpur
Week- 5
Lecture- 13, Module-2

Now, welcome back. So, let us take, let us use the framework that we just talked about and see how we can use it in our common source amplifier. Mind you this is again a repetition of what we have done in the previous lecture, but in this lecture the aim is to formalize the treatment of using the quiescent condition and the incremental condition separately and combining them, right. So, because this is important because we will be using this framework for the rest of the course, ok. So, this is the standard common source amplifier topology that we started off with even before we knew that this was a common source amplifier. So, what should we do? First step is to find out the Q points.

So, this is let me mark this as Q point analysis. So, what should we do? We should get rid of the incremental or any incremental stuff. So, this is what we will do, right. From there, from here what we will find? We will find V_{gs} , we will find V_{ds} , we will find I_{ds} , right.



$$V_{DS} = V_{DSQ} + v_{ds} = V_{DSQ} - g_m R_L U_i$$

$$V_{GS} = V_{GS} + v_{gs} = V_{GSQ} + U_i$$

$$V_D \geq V_G - V_{TH}$$

$$\Rightarrow V_{DSQ} - g_m R_L U_i \geq V_{GSQ} + U_i - V_{TH}$$

$$\Rightarrow (1 + g_m R_L) U_i \leq V_{GSQ} - V_{TH} - V_{DSQ}$$

So, then what is the second step? The second step is to do small signal analysis or incremental analysis. So, what will you do? You will essentially replace all the non-linear elements with the incremental equivalent, right. So, the incremental equivalent of our, for MOSFET is the incremental equivalent of the two-port network, right. So, and we know that given the current voltage equations of the MOSFET in saturation, we will know that the incremental equivalent is this. We get rid of all the constant sources and how should we get rid of the constant sources? Since we have a V_{dd} , since we have voltage source, we can short it.

If we had a current source, we would have had to open it, right. So, this is R_s . So, this is g_m times is voltage V_g minus V_s or V_{gs} , ok. So, if we do this analysis, what do we get? We get this voltage to be equal to V_i , correct. So, if which means V_{gs} is equal to V_i which means this current becomes g_m times V_{gs} .

This current is the same as this current which means this voltage here is what? What is the drop across R_L ? The drop across R_L is g_m times V_{gs} , but in which direction? In this direction. Since the bottom side is bottom, bottom side of R_L is grounded, so this voltage will be minus g_m times V_{gs} times R_L , correct or in other words which is equal to minus g_m times V_i times R_L , right. So, what is the total? What is the V_{gs} ? So, when we have to find out total, so we have to add up. Now, in order to find out total, so we have to find, let me not go into a different page that will make it complicated. So, let us say total I and V .

So, what you have to do? You have to find out, you have to get the V_{gs} , I_{ds} , V_{ds} , you have to find out V_{gs} , I_{ds} , V_{ds} and you total them, right. So, you have to find out, you total them as in V_{gs} becomes V_{gs} plus small v_{gs} , I_{ds} becomes I_{ds} plus small i_{ds} . Similarly, V_{ds} becomes V_{ds} plus small v_{ds} . Let me ensure that we have used the same terminologies, yes, right. So, two step, three step process.

First step, you find out only quiescent. Second step, you linearize the network, find out its incremental equivalent and solve it to find out incremental. Third step, add them together to get the total correlation voltages. And why is total essential? Total is essential because you need to ensure that the circuit, the transistor still operates in saturation even when there is a signal swing. It is not sufficient to only ensure that the transistor remains in saturation only under quiescent condition.

The transistor needs to be under appropriate quiescent regime even in the presence signal swing. And how will you ensure that? In order to ensure that we have to find out the total currents and voltages, correct, ok, great. So, now, let us take the example of this common

source amplifier and see where that leads us. So, what did we see? We saw that, now let me just, I will assume that we know what the common source amplifier currents and voltages are.

Right. So, what should we see? We should find out what is the maximum swing if I have to find out, right and I mean to find out the maximum or minimum V_i for which M1 always remains sufficiently into, remains in saturation. What should we do? Firstly, we need to establish what are the total currents and voltages. So, what is the total? The total, so total current total, I mean let us do the saturation first, saturation condition first. So, V_d which is equal to V_{ds} , right, V_{ds} which had been found from quiescent conditions plus v_{ds} . What is V_{ds} ? V_{ds} is, small v_{ds} is again, small v_{ds} is minus g_m times V_i times R_L , right.

So, this is a small v_{ds} or incremental v_{ds} . So, this becomes V_{ds} minus g_m times R_L times V_i , okay. So, this is V_{ds} , right, okay. Similarly, what is small v , small v or total V_{gs} ? Total V_{gs} is V_{GS} plus v_{gs} which is equal to V_{GSQ} , the one that we have applied plus V_i , right, okay. Let me use u_i here, otherwise it will not be consistent, okay.

So, now what is the condition for saturation? The condition for saturation is V_d should be greater than equal to V_g minus threshold voltage, right. So, since this is the case, I need not even bother about source, but in our, in this example the source is grounded, so

it does not really matter whether I am expressing in terms of V_{ds} , V_{gs} or only V_d or V_g which essentially, this essentially gives us the condition that V_{dsQ} minus g_m times R_L times V_i should be greater than V_{GSQ} plus V_i minus the threshold voltage, right which means $1 + g_m R_L$ times V_i should be less than equal to V_{GSQ} minus threshold voltage which is a DC overdrive, right minus V_{dsQ} which essentially boils down to V_i should be less than V_{GSQ} minus threshold voltage minus V_{dsQ} by $1 + g_m R_L$, right and if V_i is $V_p \sin \omega t$, right, if V_i is less than sine, $V_p \sin \omega t$, what does this, what does that condition impose? The condition essentially is telling us that in order to always

$$\begin{aligned} \text{Total current} &= i_{DS} = I_{DSQ} + i_{ds} \\ &= I_{DSQ} + g_m u_i \end{aligned}$$

$$\Rightarrow (1 + g_m R_L) u_i \leq V_{GSQ} - V_{TH} - V_{DSQ}$$

$$\Rightarrow u_i \leq \frac{V_{GSQ} - V_{TH} - V_{DSQ}}{1 + g_m R_L}$$

ensure the transistor is always in saturation even when I have applied a sinusoidal input your V_p max should be less than this is V_{ov} minus V_{dsq} by $1 + g_m R_L$. Let me say V_{ov} quiescent q because we are dealing with quiescent conditions there, ok. So, this is to ensure saturation. So, this is when the signal when V_i is here, right.


So, this is the max we are talking about. We are not talking about the bottom cycle, right. We are not talking of the negative cycle, we are only talking about the positive cycle because the transistor can go out of saturation only the positive cycle of in case of a common source amplifier, ok. So, now naturally what happens if in the negative cycle naturally I mean we have talked about this. So, in the negative cycle going out of

$$\Rightarrow V_i \leq \frac{(V_{GSQ} - V_{TH}) - V_{DSQ}}{1 + g_m R_L}$$

If $V_i = V_p \sin(\omega t)$

$$V_{pmax} \leq \frac{V_{OVQ} - V_{DSQ}}{1 + g_m R_L}$$

(To ensure saturation)



saturation is not no longer a problem because the gate voltage is going down, drain voltage is going up.

So, the transistor is comfortable in saturation, but what is the problem? The problem is my current is decreasing, right. So, what is the problem? So, what is the other condition? The other condition is what is my total current? Total current is equal to I_{ds} is I_{dsq} plus small I_{ds} . So, I_{dsq} we have found out from our quiescent conditions, right. So, $\mu_n C_{ox} w/2 L V_{gs} \text{ minus } V_d \text{ whole square}$, right. So, we have found out I_{dsq} .

What about small I_{ds} ? What about incremental I_{ds} ? What is the incremental I_{ds} ? Incremental I_{ds} is g_m times V_{gs} , right. So, incremental I_{ds} is g_m times V_{gs} and V_{gs} is equal to V_i in this case. So, this becomes plus g_m times V_i , right. So, what do you want this to be? What is the inequality that we are bothered about in this case? So, let me sketch inequality that we are bothered about in this case.

Let us say this is I_{dsq} . This is with respect to time, ok. So, let me sketch it in the next page, ok. And let us say this is V_i , this is V_i , ok. So, what is going to happen? So, let us say this is I_{dsq} . If this is and that and the V_i is also sinusoidal, what is the sinusoidal

voltage lead to? So, it will lead to also a proportional current which is g_m times V_i , right.

So, and you have to essentially add those two up and you will get, you will get a corresponding sinusoidal current on top of quiescent, right. So, this will be g_m times V_{gs} or g_m times V_i in this case. Similarly, this will be g_m times V_{gs} , the magnitude of that will be g_m times V_{gs} or g_m times V_i . Now, what do you think? Do you see a problematic situation arising, right? You must be, I mean just look at this margin that I have when the current is going towards the negative cycle. What is that margin that you are have? The margin that you started off with was I_{dsq} , but the margin is shrinking as the current is lowering, right.

As the, in the negative half cycle of V_i that margin is shrinking. And how much can that margin shrink? The margin can shrink to the level of I_{dsq} , right. So, the max which essentially means that if you keep on increasing V_{gs} , you run into the trouble of shorting the transistor down, right. So, what is the problem? The problem is if you increase, if V_{gs} increases, total I_{ds} decreases, right. If V_{gs} increases, total I_{ds} decreases and how much total I_{ds} can decrease? It can at max go to 0, right or rather at min it can go to 0, which means what is the other condition? What is the limiting condition on the negative side for V_i ? So, the other condition is I_{ds} .

limiting condition for keeping the transistor on is to ensure total $I_{DS} \geq 0$

$$I_{DS} \geq 0$$
$$\Rightarrow I_{DSQ} + g_m V_{gs} \geq 0$$

So, limiting condition then becomes, limiting condition for I_{ds} greater than equal to 0 becomes I_{dsq} , sorry, let me just say the limiting condition for keeping the transistor on is to ensure total I_{ds} is greater than equal to 0, right. So, in this case, so I_{ds} if I say this has to be greater than equal to 0, what does this mean? This means I_{dsq} plus g_m times V_{gs} should be greater than equal to 0, right, which means what? V_{gs} should be less than equal to minus I_{dsq} over g_m , right. So, and in our case V_{gs} is essentially V_i , correct. So, this is V_i should be less than equal to minus I_{dsq} by g_m , correct, ok, but note that here, you have to be careful with the sign, signage because of what? Because what is it, what is it that is, that is changing when V_{gs} is decreasing, right. So, when V_{gs} is decreasing, right,

the current is also decreasing.

$$\Rightarrow v_{gs} \leq - \frac{I_{DQ}}{g_m}$$

For -ve v_{gs} we can deal with only magnitude of the currents.

$$|v_{gs}| \leq \frac{I_{DQ}}{g_m}$$

$$\Rightarrow V_p \text{ (negative amp)} \leq \frac{I_{DQ}}{g_m}$$

So, essentially we are talking about negative quantities or in other words, if I have to get rid of that, of those negative signage, we can only deal with the magnitude, right. So, if we have to deal with the magnitude, I can simply say that, in other words for negative V_{gs} , we have to ensure that we can deal with only magnitude of the currents and say that mod of V_{gs} should be less than I_{DQ} over g_m or in other words, we can say that while going negative in this case, V_p negative amplitude, right, negative magnitude should be less than I_{DQ} over g_m , right. So, what is this essentially telling us? This is essentially telling us that if this height, let me sketch it in a different page. So, this is the input voltage V_i , this is the total current.

So, this is I_{DQ} . The current, total current becomes, the total current becomes actually 0, it touches 0, total current touches 0 when this input sinusoid or let me just say V_{gs} in this case, this V_{gs} becomes I_{DQ} over g_m , right. So, note that this everything came from quiescent plus incremental analysis. So, we found out what is the quiescent drain current and we found out what will be the change in the drain current in the presence of a swinging V_{gs} and we notice that if V_{gs} goes down, the total drain current will also go down and how far it can go down? It can go down to at max 0. So, this is becomes a limiting condition of the transistor current going to 0 under the, when we have done the

analysis using the framework that we have developed, right. So, now essentially you would have seen that we have gotten two constraints.

So, so we get, so to summarize, so we get two constraints on V_{gs} or V_i in this case for the, to keep M_1 in saturation and away from the top, correct. Those two constraints came from two different conditions. One is to keep the transistor away from saturation and other is to keep the transistor away from cut-off. So, after you do this, so what are these constraints? The constraint was V_{gs} or in this the constraint that we got was V_i should be less than $V_{ov} - V_{th} + g_m R_L$ and another constraint was V_i could be less than equal to I_{DQ} / g_m , right. So, this is the saturation constraint, this is the cut-off constraint, right.

And these two and the values that you will get by analyzing these two constraints will not be same, did not necessarily be the same. So, which value will you choose? Let us say after doing the saturation constraint I got 100 millivolt, right. I got the constraint of V_i should be less than 100 millivolt and after doing the cut-off constraint I got V_i should be less than 50 millivolt. Which one should you choose? Obviously, you should choose that one for which both the constraints are met which means we will choose V_i to be less than equal to 50 millivolt. Because if you choose V_i to be less than 50 millivolt you not only satisfy the cut-off constraint but also satisfy the saturation region constraint, right.

Okay, so we will stop here for this lecture and I request you to pay particular attention to this lecture because this will form the backbone of many of the analysis that we will be doing for almost all the architectures that will be that will follow, right.