# Power Quality Prof. Bhim Singh Department of Electrical Engineering Indian Institute of Technology, Delhi

# Numerical Problem Lecture - 35 Improved Power Quality Converters - AC-DC Buck-Boost Converters (Contd.)

(Refer Slide Time: 00:17)



Welcome to the course on Power Quality. We will discuss the numerical examples on the single-phase power factor corrected buck-boost converter.

(Refer Slide Time: 00:36)



Starting with the first problem. Design a single-phase power-factor corrected AC-DC non-isolated buck-boost converter in continuous conduction mode operating at 20 kHz with the following specifications: Input voltage = 220 V RMS, frequency of 50 Hz, single-phase AC supply, the DC output of 180 V and power output 900 W with the output voltage-ripple less than 2 %.

(Refer Slide Time: 01:47)



(Refer Slide Time: 02:45)



(Refer Slide Time: 04:05)

|       | • The DBR output is fed to a low-pass filter tuned for one tenth<br>of the switching frequency to suppress higher order<br>harmonics. Therefore LC filter is designed as,<br>$C_{\max} = \frac{I_m}{e_L V_m} \tan(\theta) = \frac{\left(P_0 \sqrt{2}/V_{\star}\right)}{e_L V_m} \tan(\theta) = \frac{\left(900\sqrt{2}/220\right)}{314 \times 220\sqrt{2}} \tan(1^{\circ}) = 1.1 \mu F$<br>Where $V_m$ and $I_m$ are the supply voltage and current. $\theta$ is the<br>displacement angle between supply current and supply voltage.<br>The filter canacitor is calcored as 440 nF. |  |
|-------|--|--|
| MPTEL |  |  |

(Refer Slide Time: 04:57)



While the designing the filter inductor, the source inductor is taken into consideration. An accurate filter design is essential for power factor correction converter, as the higher order harmonics induced at supply by the switching of solid state switch is eliminated by the LC filter.

The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 06:03)



Coming to the 2<sup>nd</sup> example. Design a single-phase power factor corrected AC-DC nonisolated buck-boost converter in discontinuous current mode operation, operating at 20 kHz with the following specifications: Input voltage of 220 V, 50 Hz, single-phase supply, and DC output of 240 V, and power related is 500 W with the output voltage-ripple of less than 2%.

(Refer Slide Time: 07:27)



(Refer Slide Time: 08:26)

|              | • Design of Inductor (DCM)<br>$L = \begin{pmatrix} V_m D \\ 2I_m f_m \end{pmatrix} = \begin{pmatrix} V_s^2 \\ P_i \end{pmatrix} \frac{D}{2f_s}$ |
|--------------|---|
|              | In the above expression, a high switching frequency is  |
|              | considered i.e. $f_s=20$ kHz where $R_{in}$ gives the input side  |
|              | resistance.   |
|              | The design of inductor at rated operating condition is given as   |
|              | $L = \frac{V_{in}D}{2I_{in}f_s} = \frac{198 * 0.547}{2 * 2.53 * 20000} = 1.07 mH$   |
|              | The inductor is selected as the one tenth of the calculated value   |
| (*)<br>NPTEL | i.e. 100 uH to ensure DCM of operation.   |

(Refer Slide Time: 09:49)

|       | Selection of DC link Capacitor  |
|-------|---|
|       | voltage the design of DC link capacitor is made as,   |
|       | $\mathbf{C}_{d} = \frac{\mathbf{V}_{abc}}{2\omega\Delta\mathbf{V}_{ac}} = \frac{\mathbf{P}_{rabed}}{2\omega\delta\mathbf{V}_{dc}} \qquad \mathbf{C}_{d} = \frac{\mathbf{P}_{rabed}}{2\omega\delta\mathbf{V}_{dc}^{2}} = \frac{500}{2\times314\times02\times240^{2}} = 0.7\text{mF}$ |
|       | The value for DC link capacitor is selected as 1 mF.  |
|       | Design of Filter Capacitor  |
|       | The design of filter capacitor is given as,<br>$C_{max} = \frac{\sqrt{m}}{e_{L}v_{m}} \tan(\theta) = \frac{\left(P_{rated}\sqrt{2}/v_{s}\right)}{e_{L}v_{m}} \tan(\theta) = \frac{\left(500\sqrt{2}/220\right)}{314 \times 220\sqrt{2}} \tan(1^{\circ}) = 574.3nF$                  |
| NPTEL | Where $V_m$ and $I_m$ are the supply voltage and current. Filter capacitor is selected as 320 nF.   |

(Refer Slide Time: 10:54)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 11:42)



Coming to the  $3^{rd}$  example. Design a single-phase power factor corrected AC-DC nonisolated Cuk converter operating in continuous conduction mode at 20 kHz with the following specification: Supply voltage = 220 V/50 Hz, single-phase AC supply, and DC output voltage 300 V, and power is 1900 W with output ripple of 2%.

(Refer Slide Time: 13:06)

Solution-The output voltage V<sub>dc</sub> of the boost-buck converter is given as  $\overline{1-D}$ The converter input voltage is given as,  $v_{in} = \frac{2\sqrt{2}V_s}{2\sqrt{2}} = \frac{2\sqrt{2} \times 220}{198V} = 198V$ Therefore the value of duty ratio D can be given as  $300 = \frac{D}{1-D} \times 198 \Rightarrow D = 0.602$ 1900 198 Design of Inductor (Li1) for continuous Current Conduction, for 40% ripple in current 0.602\*198 1.55mH  $\Delta I_{Li1} f_s = \frac{1}{0.4 * (1900 / 198) * 20000}$ (\* The inductor is selected greater than the above calculated value i.e. 2 mH to ensure CCM of operation.

(Refer Slide Time: 15:01)



(Refer Slide Time: 16:36)



(Refer Slide Time: 17:40)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 18:23)

4. Design a single-phase power-factor corrected AC-DC nonisolated Cuk converter in DCM (input inductor, output inductor and intermediate capacitor are in DCM) operating at 50 kHz with following specifications: input: Vs=160-270V rms, 50Hz, singlephase AC supply, DC output: Vdc=200-260 V adjustable with nominal value of 220 V, Prated=850 W with output voltage-ripple less than 2% DBR/Filt (\*

Coming to the 4<sup>th</sup> example. Design a single-phase power factor corrected AC-DC nonisolated Cuk converter in discontinuous conduction mode operating at 50 kHz with following specifications: Supply voltage = 160-270 V RMS, 50 Hz, single-phase supply, DC output voltage = 200 to 260 V adjustable with the nominal of 220 V, power output is 850 W with the output voltage-ripple of less than 2 %. (Refer Slide Time: 19:54)



(Refer Slide Time: 20:34)



(Refer Slide Time: 21:30)



(Refer Slide Time: 22:16)



(Refer Slide Time: 22:57)



(Refer Slide Time: 23:32)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 24:33)



Coming to 5<sup>th</sup> example. Design a single-phase power factor corrected AC-DC nonisolated SEPIC converter operating in discontinuous conduction mode at 50 kHz with the following specifications: Supply voltage = 220 V RMS/ 50 Hz, single-phase supply, and output voltage is 220 V, and rated power is 850 W with the output voltage-ripple of less than 2 %.

(Refer Slide Time: 25:50)

|       | Solution- The output voltage $V_{dc}$ of SEPIC converter is given   |
|-------|---|
|       | as $V_{oc} = \frac{D}{1 - D} V_{in}$  |
|       | The converter input voltage is given as, $v_n = \frac{2\sqrt{2}V_s}{\pi} = \frac{2\sqrt{2} \times 220}{\pi} = 198V$ |
|       | Therefore the value of duty ratio D can be given as,  |
|       | $220 = \frac{D}{1-D} \times 198 \Rightarrow D = 0.526$ $I_{in} = \frac{P_o}{V_n} = \frac{850}{198} = 4.3A$          |
|       | Equivalent Inductance (L <sub>eq</sub> ) for DCM,   |
|       | $L_{eq} = \frac{V_m * D^2}{2 * I_m * f_s} = \frac{198 * 0.528^2}{2 * 4.3 * 50000} = 0.127 mH$                       |
|       | The input inductor (L <sub>i</sub> ) operates in DCM and calculated as,   |
| (*)   | $L_{i} = \frac{V_{in} * D}{2 * I_{in} * f_{s}} = \frac{198 * 0.526}{2 * 4.3 * 50000} = 0.242mH$                     |
| NPTEL | The selected value of input inductor is taken as <b>0.15mH</b> .  |

(Refer Slide Time: 27:03)

|              | Design of Output Inductor (CCM) is carried out as   |
|--------------|---|
|              | $L_{eq} = L_{i}L_{o}/(L_{i}+L_{o})$   |
|              | $L_{o} = L_{eq} \cdot L_{i} / (L_{i} - L_{eq}) = (127*150*10^{-12}) / {(150 - 127)*10^{-6}}$  |
|              | L <sub>0</sub> = 0.83mH   |
|              | The selected value of output inductor is taken as 1.2 mH to   |
|              | ensure its operation in CCM.  |
|              | By considering 20 % voltage ripples, the intermediate   |
|              | capacitor is designed as  |
|              | $C_{\gamma} = \frac{P_{\text{opted}}}{\kappa^* f_s^* (\sqrt{2} V_s + V_{\text{dx}})^2} = \frac{850}{0.2^* 50000^* (220\sqrt{2} + 220)^2} = 0.3 \mu F$ |
| (*)<br>NPTEL | Hence, the capacitor of <b>0.44uF</b> is selected.  |

(Refer Slide Time: 27:54)

|       | Considering the condition of maximum ripple the design of DC  |
|-------|---|
|       | link capacitor is made as,  |
|       | $C_{d} = \frac{I_{dc}}{2\omega\Delta V_{dc}} = \frac{850/220}{2*314*.02*220} = 1.4mE$   |
|       | The maximum ripple voltage across $C_{dc}$ is considered as 2% of   |
|       | V <sub>dc.</sub> The value for DC link capacitor is selected as 1.8 mF  |
|       | The design of this LC filter can be given as,   |
|       | $C_{\text{max}} = \frac{I_m}{\omega_L v_m} \tan(\theta) = \frac{\left(\frac{P_{rated}\sqrt{2}/v_s}{\omega_L v_m}\right)}{\omega_L v_m} \tan(\theta) = \frac{\left(\frac{850\sqrt{2}}{2220}\right)}{314 \times 220\sqrt{2}} \tan(1^\circ) = 976.3nF$ |
| MPTEL | Where $V_m$ and $I_m$ are the supply voltage and current. Hence, the capacitor of <b>150nF</b> is selected.   |

(Refer Slide Time: 28:48)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 29:17)



Coming to the 6<sup>th</sup> example. Design a single-phase power factor corrected AC-DC nonisolated CSC converter operating in discontinuous current mode at 20 kHz with the following specifications: supply voltage = 220 V/50 Hz, single-phase AC supply, and output is 220 V, power is 950 W with output voltage-ripple of 2 %. (Refer Slide Time: 30:23)



(Refer Slide Time: 31:49)



(Refer Slide Time: 32:43)



(Refer Slide Time: 33:44)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 34:11)



Coming to 7<sup>th</sup> example. Design a single-phase power factor corrected AC-DC nonisolated Luo converter operating in discontinuous conduction mode at 20 kHz with the following specifications: supply voltage = 220 V/50 Hz, single-phase AC supply, DC output voltage of 300 V, rated power of 250 W, and output voltage-ripple 2 %.

(Refer Slide Time: 34:49)

|              | Solution-  |
|--------------|--|
|              | The output voltage $V_{dc}$ of Luo converter is given as   |
|              | $V_{dc} = \frac{D}{1 - D} V_m$   |
|              | The converter input voltage is given as, $v_{in} = \frac{2\sqrt{2V_s}}{\pi} \pm \frac{2\sqrt{2}\times220}{\pi} = 198V$ |
|              | Therefore the value of duty ratio D can be given as,   |
|              | $300 = \frac{D}{1-D} \times 198 \Rightarrow D = 0.602$   |
|              | $I_m = \frac{P_o}{V_m} = \frac{250}{198} = 1.262A$   |
|              | Design of Inductor (L <sub>i</sub> ) for Critical Conduction,  |
| 6            | $L_{c} = \frac{V_{c}D}{21 f_{c}} = \frac{198 * 0.602}{2 * 1.262 * 20000} = 2.36mH$                                     |
| (*)<br>NPTEL | The inductor is selected as the one tenth of the calculated value<br>i.e. 0.25 mH to ensure DCM of operation           |

(Refer Slide Time: 35:57)



(Refer Slide Time: 36:51)



(Refer Slide Time: 37:46)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 38:26)



Coming to  $8^{th}$  example. Design a single-phase power factor corrected AC-DC nonisolated Sheppard Taylor converter in DCM operating at 20 kHz with the following specifications: supply voltage = 220 V/50 Hz, single-phase AC supply, DC output voltage of 300 V, and power is 1900 W, with output ripple of less than 5%. (Refer Slide Time: 39:31)



(Refer Slide Time: 40:42)

|              | An <b>intermediate capacitors</b> are designed for permitted ripple voltage of across it and it is taken as 45% of V <sub>c</sub> [where is the voltage across intermediate capacitor, i.e., $(V_{in} + V_d)$ =198+300=498V] and is given as, |
|--------------|---|
|              | $C_1 = \frac{V_o * D}{\kappa * R_L * f_s * (V_o + V_m)} = \frac{300 * 0.602}{0.45 * 47.4 * 20000 * 498} = 0.85 uF$  |
|              | Hence, the capacitor of <b>1uF</b> is selected.   |
|              | Design of Output Inductor (L) (DCM Mode )   |
|              | $L_{\rm oc} = \frac{V_{\rm b}^{*}(1-D)}{(2^{*}I_{\rm o})f_{\rm s}} = \frac{300^{*}(1-0.602)}{2^{*}6.33^{*}20000} = 0.472mH$   |
| (*)<br>NPTEL | Hence, the output inductor is selected of the order of 1/3rd of <i>L</i> <sub>oc</sub><br>as <b>0.16mH</b> to operate in DCM.   |

(Refer Slide Time: 41:46)



(Refer Slide Time: 42:49)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 43:13)

|       | 9. Design a 300W PEC BL-Zeta converter operating in CCM to maintain a DC link voltage of 300V with percentage ripple of 1%. The permitted ripple in the input and output side inductor and intermediate capacitor is given as 20%. The PFC converter is to be operated at 220V/50Hz input with switching frequency as 40kHz. Calculate the value of input and output inductors, intermediate capacitor and the DC link capacitor. |
|-------|---|
|       | Solution: The average input voltage appearing to input of   |
|       | Converter, File PCLL Informer   |
|       | $V_{in} = \frac{2\sqrt{2}\sqrt{2}y}{\pi} = \frac{2\sqrt{2}\sqrt{2}220}{\pi} = 198V$   |
|       | Now, the duty ratio is calculated O   |
| -     |   |
| (*)   | $V_0 = (D_{1-D})V_{in}$   |
| NPTEL | $\Rightarrow D = V_0 / (V_0 + V_{in}) = 300 / (300 + 198) = 0.6024$   |

Coming to 9<sup>th</sup> example. Design a 300 W power factor corrected bridgeless zeta converter operating in continuous conduction mode to maintain the DC link voltage of 300 V with a percentage ripple of 1%. The permitted ripple in the input and output side inductors, and intermediate capacitor is 20%. The power factor correction converter is operated at 220V/50 Hz input, and the switching frequency is 40 kHz. Calculate the value of input and output inductors, intermediate capacitor and DC link capacitor.

(Refer Slide Time: 44:28)

The value of input current  $I_{in} = \frac{P_o}{V_{in}} = \frac{300'}{198} = 1.515 \text{ A}$ Input Inductors Operating in CCM For the 20% current ripples in input inductors, the design is given as,  $L_{i1} = L_{i2} = \frac{V_{in}D}{f_{5}L_{Li}} = \frac{198 \times 0.6024}{40000 \times 0.2 \times 1.515} = 9.8411 \text{m} \text{H}$ Therefore, the  $L_{i1}$  and  $L_{i2}$  are selected as 10 mH to ensure CCM. **Output Inductors Operating in CCM** Considering 20% current ripples, the minimum value of output inductors is calculated as,  $L_{o1} = L_{o2} = \frac{V_{o}(1-D)}{f_{S} \Delta i_{L_{o}}} = \frac{300(1-0.6024)}{40000x(0.2x300/300)}$ = 14.9m H (\* Hence Lo1 and Lo2 are selected as 15 mH.

(Refer Slide Time: 45:44)

|              | Design of Intermediate Capacitors<br>Considering 20% voltage ripples in intermediate capacitor, the<br>design is given as,<br>$C_1 = C_2 = \frac{V_0 D}{R_{f_S} \Delta V_{C1}} = \frac{300^2 (300^2 + 300)}{300^2 (300^2 + 300)} = 151.2 nF$ |
|--------------|--|
|              | Therefore, the $C_1$ and $C_2$ are selected as 250nF to ensure CCM.  |
|              | DC Link Capacitor Design<br>$C_{d} = \frac{I_{d}}{2\omega\Delta V_{dc}} = \frac{P_{0}/V_{0}}{2\omega\Delta V_{dc}} = \frac{300/300}{2x314x0.01x300} = 530.78\mu\text{F}$   |
| (*)<br>NPTEL | DC link capacitor is selected as 660 uF.   |

The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 46:36)

10. Design a 500W PFC BL-Cuk converter operating in DCM (Output Inductor) to maintain a DC link voltage of 300V with percentage ripple of 4%. The permitted ripple in the input side inductor and intermediate capacitor is given as 20%. The PFC converter is to be operated at 220V/50Hz input with switching frequency as 40kHz. Calculate the value of input and output inductors, intermediate capacitor and the DC link capacitor. Solution: The average input voltage appearing to input of converter,  $2\sqrt{2} \times 220$ = 198V π Now, the duty ratio is calculated as,  $V_0 = \left(\frac{D}{1-D}\right) V_{ip}$  $\Rightarrow D = V_0 / (V_0 + V_{in}) = 300 / (300 + 198) = 0.6024$ 

Coming to 10<sup>th</sup> example. Design a 500 W power factor corrected (PFC) bridgeless Cuk converter operating in discontinuous conduction mode (for output inductor only) to maintain the DC link voltage of 300 V with the percentage ripple of 4%. The percentage ripple in the input inductor and intermediate capacitor is 20%. The PFC converter is operating at 220 V/50 Hz, and switching frequency is 40 kHz. Calculate the value of input and output inductors, intermediate capacitor, and the output DC link capacitor.

(Refer Slide Time: 48:11)



(Refer Slide Time: 49:47)

|              | Design of Intermediate Capacitors  |
|--------------|--|
|              | Considering 20% voltage ripples in intermediate capacitor, the design is given as,   |
|              | $C_1 = C_2 = \frac{V_0 D}{Rf_{S}(\Delta V_{C1})} = \frac{300 \times 0.6024}{300^2 / 500 \times 40000 \times 0.2 \times (198 + 300)} = 252 n F$ |
|              | Therefore, the $C_1$ and $C_2$ are selected as 350nF to ensure CCM.  |
|              | DC Link Capacitor Design   |
|              | $C_{d} = \frac{I_{d}}{2\omega\Delta V_{dc}} = \frac{P_{0} / V_{0}}{2\omega\Delta V_{dc}} = \frac{500 / 300}{2x314x0.04x300} = 221.16\mu F$     |
| (*)<br>NPTEL | DC link capacitor is selected as 440 uF.   |

The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 50:57)

|             | 11. Design a 300W BL-SEPIC PFC converter operating in DCM<br>(Output Inductor) to maintain a DC link voltage of 300V with<br>percentage ripple of 4%. The permitted ripple in the input side<br>inductor and intermediate capacitor is given as 20%. The PFC<br>converter is to be operated at 220V/50Hz input with switching<br>frequency as 40kHz. Calculate the value of input and output<br>inductors, intermediate capacitor and the DC link capacitor. |  |
|-------------|--|--|
|             | Solution: The average input voltage appearing to input of  |  |
|             | converter,<br>$V_{in} = \frac{2\sqrt{2}V_{s}}{\pi} = \frac{2\sqrt{2}x220}{\pi} = 198V$   |  |
|             | Now, the duty ratio is calculated as,  |  |
| ()<br>NPTEL | $V_{0} = (D_{1-D})V_{in}$<br>$\Rightarrow D = V_{0}/(V_{0} + V_{in}) = 300/(300 + 198) = 0.6024$   |  |

(Refer Slide Time: 52:31)

|       | The value of input current $I_{in} = \frac{P_0}{V_{in}} = \frac{300}{198} = 1.515 \text{ A}$  |
|-------|---|
|       | Input Inductors Operating in CCM  |
|       | For the 20% current ripples in input inductors, the design is given as,<br>$\underbrace{L_{i1} = L_{i2}}_{I_{S} \Delta \underline{i}_{Li}} = \frac{198 \times 0.6024}{40000 \times 0.2 \times 1.515} = 9.8411 \text{m H}$ |
|       | Therefore, the $L_{i1}$ and $L_{i2}$ are selected <b>as 10 mH</b> to ensure <b>CCM</b> .  |
|       | Output Inductors Operating in DCM   |
|       | The boundary value of output inductors is calculated as,  |
| *     | $L_{o1} = L_{o2} << L_{oc} = \frac{V_{o}(1-D)}{f_{S}(2i_{0})} = \frac{300x(1-0.6024)}{40000x2(300_{300})} = 1.49 \text{mH}$   |
| NPTEL | Hence $L_o$ is selected as 2/3 <sup>rd</sup> of $L_{oc}$ i.e. 995 µH  |

(Refer Slide Time: 54:04)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 55:00)



Coming to 12<sup>th</sup> example. Design a 200 W power factor corrected (PFC) bridgeless flyback converter operating in discontinuous mode to maintain the DC link voltage of 50 V with the percentage ripple of 4 % in DC link voltage. The PFC converter is operating with the input supply of 220 V/50 Hz, and switching frequency of 45 kHz, and the turns ratio is 2:1. Calculate the transformer inductance and DC link capacitor.

(Refer Slide Time: 56:12)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 57:08)

|   | 13. Design a 300W PFC BL-Isolated Cuk converter operating in DCM to maintain a DC link voltage of 100V with percentage ripple of 4%. The permitted ripple in the input side inductor and intermediate capacitor is given as 20%. The PFC converter is to be operated at 220V/50Hz input with switching frequency as 45kHz. The turns ratio is given as 2:1. Calculate the value of input and output inductors, intermediate capacitor and the DC link capacitor. | - |
|---|--|---|
| ۲ | Solution: The average input voltage appearing to input of converter,<br>$V_{in} = \frac{2\sqrt{2}V_s}{\pi} = \frac{2\sqrt{2}(x 22)}{\pi} = 198V$<br>Now, the duty fatio is calculated as,<br>$V_0 \neq \frac{D}{1-D} \left(\frac{N_2}{N_1}\right) V_{in} \Rightarrow$<br>$D = V_0 / (\frac{N_2}{N_1} V_{in} + V_0)$  |   |

(Refer Slide Time: 58:57)

The value of input current  $I_{in}$   $I_{in} = \frac{P_0}{V_{in}} = \frac{300}{198} = 1.515 \text{A}$ Design of Input Inductor (in CCM) For the 20% current ripples in input inductors, the design is given as,  $L_{i} = \frac{V_{in}D}{f_{S}\Delta i_{Li}}$ = <u>198x0.5025</u> = <u>45000x0.2x1.515</u> = <u>7.297mH</u> Therefore, the L<sub>i</sub> is selected as 7.5 mH to ensure CCM. Design of output inductor in DCM The boundary value of L<sub>o</sub> i.e. L<sub>oc</sub>, is calculated as,  $L_{0} << L_{00} = \frac{V_{0}(1-D)}{f_{S}\binom{(2i_{0})}{2}} = \frac{100x(1-0.5025)}{45000x(2x300/100)} = 1.84.26\mu H$ (\* Hence  $L_{o}$  is selected less than  $L_{oc}$  i.e.  $150 \mu H$ 

(Refer Slide Time: 60:12)



The solution of this problem is given in the abovemention slides.

(Refer Slide Time: 61:31)



Now, coming to the 14<sup>th</sup> example. Design a 500 W power factor corrected (PFC) bridgeless isolated SEPIC converter operating in discontinuous mode to maintain the DC link voltage of 200 V with the percentage ripple of 4%. The permitted ripple in the input side inductor and intermediate capacitor is given 20% The PFC converter is operated with the supply of 220 V/50 Hz, and the switching frequency of 45 kHz. The turns ratio is selected typically as 2:1. Calculate the value of input and output inductor, and intermediate capacitor and the DC link capacitor.

(Refer Slide Time: 62:41)

The value of input current  $I_{in} = \frac{P_o}{V_{in}} = \frac{500}{198} = \frac{2.53A}{2.53A}$ Design of Input Inductor (in CCM) For the 20% current ripples in input inductors, the design is given as, 198x0.67  $\frac{1000000}{4500000202000} = 5.83 \text{mH}$ Therefore, the L is selected as 6 mH to ensure CCM. **Design of HFT Operating in DCM** The boundary value of Lm is calculated as,  $L_{m} \ll L_{oc} = \frac{V_{o}(1-D)}{nf_{s}(2i_{o})} = \frac{200x(1-0.67)}{0.5x45000x(2x500/200)}$ = 586.67µH (\* Hence Lm is selected less than Lmc i.e. 150µH

(Refer Slide Time: 63:41)



(Refer Slide Time: 64:35)

The solution of this problem is given in the abovemention slides.



With this we would like to summarize. The buck-boost improve power quality converters demonstrate excellent performance characteristic over a wide range of supply voltage. The power circuit diagrams and operational principle of several type of buck-boost derive improve power quality converter like Cuk, SEPIC, Zeta, Luo, and canonical switching converter are presented. Further, various bridgeless buck-boost converters are also demonstrated. A number of practical examples of buck-boost derived improved

power quality converters are given with the view of proper design exposure while considering the improved power quality performance at the grid.

(Refer Slide Time: 65:26)



(Refer Slide Time: 65:30)



#### (Refer Slide Time: 65:31)



## (Refer Slide Time: 65:32)

|      | REFERENCES   |
|------|--|
| ŀ    | M. R. Sahid, A.H.M. Yatim, and N.D. Muhammad, "A bridgeless Cuk PFC converter," 2011 IEEE Applied<br>Power Electronics Colloquium (IAPEC), pp.81-85, 18-19 April 2011.   |
|      | D. Patil, M. Sinha and V. Agarwal, "A cuk converter based bridgeless topology for high power factor fast<br>battery charger for Electric Vechicle application," 2012 IEEE Transportation Electrification Conference and<br>Expo (ITEC), pp.1-6, 18-20 June 2012. |
| ŀ    | Jae-Won Yang and Hyun-Lark Do, "Bridgeless SEPIC Converter With a Ripple-Free Input Current," IEEE<br>Trans. Power Electron., vol.28, no.7, pp.3388-3394, July 2013.   |
| ŀ    | E.H. Ismail, "Bridgeless SEPIC Rectifier With Unity Power Factor and Reduced Conduction Losses," IEEE<br>Trans. Industrial Electron., vol.56, no.4, pp.1147-1157, April 2009.  |
| ŀ    | C. Qiao and K.M. Smedley, 'A topology survey of single-stage power factor corrector with a boost type<br>input-current-shaper," IEEE Trans. Power Electron., vol. 16, pp. 360-368, May 2001.   |
| .    | J. T. Boys and A.W. Green, "Current-forced single-phase reversible rectifier," Proc. Inst. Elect. Eng., vol.<br>136, pp. 205–211, Sept. 1989.  |
| ŀ    | M. Mahdavi and H. Farzanehfard, "Bridgeless SEPIC PFC Rectifier With Reduced Components and<br>Conduction Losses," IEEE Trans. Industrial Electron., vol.58, no.9, pp.4153-4160, Sept. 2011.   |
| ŀ    | M.R. Sahid,; A.H.M. Yatim, and T. Taufik, "A new AC-DC converter using bridgeless SEPIC," 36th Annual<br>Conference on IEEE Industrial Electronics Society IECON 2010, pp.286-290, 7-10 Nov, 2010.   |
|      | A.J. Sabzali, E.H. Ismail, M.A. Al-Saffar and A.A. Fardoun, "New Bridgeless DCM Sepic and Cuk PFC<br>Rectifiers With Low Conduction and Switching Losses," IEEE Trans. Industry Appl., vol.47, no.2, pp.873-<br>881, March-April 2011.                           |
| IL . | Vashist Bist and Bhim Singh, "A Reduced Sensor PFC BL-Zeta Converter Based VSI Fed BLDC Motor<br>Drive", Electric Power System Research, vol. 98, pp. 11–18, May 2013.   |

#### (Refer Slide Time: 65:32)

|   | REFERENCES   |
|---|--|
| • | Jongbok Baek, Jongwon Shin, P. Jang and Bohyung Cho, "A critical conduction mode bridgeless flyback<br>converter," 2011 IEEE 8th Int. Conf. Power Electron. and ECCE Asia (ICPE & ECCE), pp.487-492, May 30<br>2011-June 3 2011.                                 |
| • | K. T. Mok, Y. M. Lai and K. H. Loo, "A single-stage bridgeless power-factor-correction rectifier based on<br>flyback topology," 2011 IEEE 33rd Int. Telecomm. Energy Conf. (INTELEC), pp.1-6, 9-13 Oct. 2011.  |
| • | Jong-Won Shin, Jong-bok Baek and Bo-Hyung Cho, 'Bridgeless isolated PFC rectifier using bidirectional<br>switch and dual output windings, '2011 IEEE Energy Convers. Congress and Expos. (ECCE), pp.2879-<br>2884, 17-22 Sept. 201                               |
| • | M. R. Sahid, A. H. M. Yatim, "An isolated bridgeless AC-DC converter with high power factor," 2010 IEEE<br>International Conference on Power and Energy (PECon), pp.791-796, Nov. 29 2010-Dec. 1 2010.   |
| • | A.A. Fardoun, E.H. Ismail, A.J. Sabzali and M.A. Al-Saffar, "New Efficient Bridgeless Cuk Rectifiers for PFC<br>Applications," IEEE Trans. Power Electron., vol.27, no.7, pp.3292-3301, July 2012.   |
| • | M. Mahdavi and H. Farzaneh-Fard, "Bridgeless CUK power factor correction rectifier with reduced<br>conduction losses," IET Power Electron., vol.5, no.9, pp.1733-1740, November 2012.  |
| • | M. R. Sahid, A.H.M. Yatim, and N.D. Muhammad., "A bridgeless Cuk PFC converter," 2011 IEEE Applied<br>Power Electronics Colloquium (IAPEC), pp.81-85, 18-19 April 2011.  |
| • | D. Patil, M. Sinha and V. Agarwal, "A cuk converter based bridgeless topology for high power factor fast<br>battery charger for Electric Vechicle application," 2012 IEEE Transportation Electrification Conference and<br>Expo (ITEC), pp.1-6, 18-20 June 2012. |
| • | Jae-Won Yang and Hyun-Lark Do, "Bridgeless SEPIC Converter With a Ripple-Free Input Current," IEEE<br>Trans. Power Electron., vol.28, no.7, pp.3388-3394, July 2013.   |

## (Refer Slide Time: 65:33)



And these are the references which we have taken into account.

Thank you.