Introduction to Embedded System Design Professor. Dhananjay V. Gadre Netaji Subhas University of Technology, New Delhi Professor. Badri Subudhi Indian Institute of Technology, Jammu Lecture No. 12 MSP430 Architecture

Hello, welcome back to a new session. In the last session we had started discussion about the MSP430 microcontroller family. We had discussed various features and one of the important features that we discussed was the various low power modes of operation. We had also discussed how very little current is required to power an MSP430 circuit.

I have a very interesting demonstration for you which consists of MSP430 circuit which is powered with the help of a lemon battery. As you can see here I have created a battery made out of lemons and two electrodes these electrodes are made out of copper and zinc and the power the voltage produced by this battery. There are 4 batteries in series each battery is producing 0.9 volts. So, roughly the voltage is 3. 6 volts, which is suitable for powering a MSP430 circuit.

(Refer Slide Time: 01:21)



Here, you can see that the LED is blinking. I will draw the circuit for you of what we have done and you can try to create such a circuit at your at your end.

(Refer Slide Time: 01:39)

DVcc Nout DVCS TT monst + Zin clectrodes.

So, this circuit consists of a lemon battery which is made out of 4 lemons 4 lemon half's. So, I am going to represent each lemon half by this 1, 2, 3 and 4. This is powering a MSP430 circuit. This is DVCC. This is DVSS and we also have connected a capacitor just so that it stabilizes and filters the voltage produced by but this is made out of lemons. Lemons plus copper electrode plus zinc.

On one of the output pins, we have connected a LED a red LED, as you saw. We also have on the X1, X in and X out pins. We have connected a crystal. This crystal is 32 kilohertz crystal 32.768 hertz crystal and there are two 22pf capacitors as required by the circuit for its operation. These are all 22pf ceramic capacitors. This is a 2.2 kilo ohm resistor and this is a red LED.

And what we have done is we have use this crystal operating at 32.768 kilo hertz to clock the internal circuit, but during the time the circuit is operating. The CPU is actually switched off. It has initially programmed the one of the timer's to produce a PWM signal where you notice that the LED was on for a short duration of time and it was off for a longer duration of time. We have achieved that with the help of a PWM signal something like this, on for short duration, off for a longer duration, again on for short duration, off for short duration and so on.

And this was applied to the LED. So, we the CPU has been shutoff. It is gone in a low-power mode and the only part of the circuit which is operating is this timer and we have all these modes under our control we can choose which part of the circuit would operate and this would be used

by a programmer to optimize the available power. So, this is a very interesting demonstration that you just saw.

(Refer Slide Time: 04:43)



Let us resume our discussion which was to look at the pinout of MSP430 G-series microcontrollers. Because we are going to use G-series microcontrollers throughout our discussion. So, if you see here, it is a 28 pin G-series microcontroller, pin number 1 and 28 refer to the power supply pins here and here. This is VCC and this is ground this is ground.

Then most of the pins have (multi) multiple functions each pin offers multiple functions and it would depend on you the programmer the designer to write an appropriate program so as to select the functionality that you would require that you would want in your application. For example, if you look at pin number 2, it can act as port P bit number 0 or it can act as a clock for timer A.

It can also act as analogy input and it can also act as a comparator input because the MSP this particular MSP430 microcontroller has one comparator as we discussed in the previous lecture. If you notice here, let us go on the other side these two pins XIN and XOUT would be used to connect an external crystal should you choose to have that option.

If you want you could use an internal RC oscillator. A calibrated RC oscillator to power the microcontroller if you want in that way and if you wanted a more accurate source of timing, then

you could connect the connect a crystal here. If you choose not to have a crystal, then these two pins, pin number 27 and 26 could also act as port pins as you see here p 2 0.6 and P 2 0.7.

This 28 pin IC has 2 ports as you see actually it has 3 ports P1, P2 and P3 and lot of functionality that is available in this microcontroller is distributed across the pins of these 3 ports. Let me show you another interesting pin. This is the reset pin and this one is the test pin the reset and test pin also serve as the Spy-Bi- Wire interface to the microcontroller.

Also if you look at pin number 3 and 4, these are one of the functions that is available on these two pins is dealing with the UART and you would use these UART pins, If you would want to program this microcontroller using the the bootloader method as I mentioned repeatedly the MSP430 Lunch Box kit uses the bootloader method of programming the this microcontroller. So, they would use pin number 2 and 3.

Apart from that across the chip you would see several functions. If you look at pin number 6 here. It is also an input for a voltage reference. If you want to have an external voltage reference for the on chip ADC. You could also use the internal reference voltages, but you can also overwrite that by writing an appropriate program. So that pin number 6, whatever external voltage that you apply would serve as the reference voltage for the on-chip ADC. Let us proceed to the next slides and discover more about this microcontroller family.



(Refer Slide Time: 08:29)

Here is a same microcontroller G-series microcontroller in a different footprint. This is a TQFP footprint because you see there are pins all around this IC.

(Refer Slide Time: 08:42)



This is the functional block diagram of the MSP430G2x53 family. For example, the one of the numbers would be to MSP430G2553. MSP430G2553 is what we are using in our lunchbox. Now, let us start from top left. Here these are the two XIN, XOUT pins, which you as a designer could want to put a external crystal here, which would generate the system clock. It would also generate two more clocks called A clock and SM clock. A clock and SM clock are used by the peripherals which are available on the microcontroller. Whereas M clock is used to power the CPU. The CPU if you let us go down the CPU has 16 general purpose resistors will come to that.

Let us go across and now you see this microcontroller series offers flash memory for the program memory ranging from 2 kilobytes at the lowest value to 16 kilobytes. It has RAM and there are two options either you get 256 bytes of RAM or you get 512 bytes. It has a ADC here and you get 10 bit resolution ADC with 8 channels. There are 3 ports available. But depending upon the physical footprint you may get 1 port or 2 ports or all the 3 ports, each of the ports has 8 pins here.

And each of these pins have the capability to act as an interrupt input apart from that you can also choose to have pull up and pull down resistors. We have discussed the pull up and pull down resistors in our discussion on physical interfacing and we will also discuss it in future all the 3 ports P1 port 1, port 2, port 3 each having up to 8 pins has uniform capability that it has interrupt in capability as well as pull up pull down, port 3 unfortunately does not have interrupt inputs.

If we go down here, here we have the USCI that is universal serial communication interface. It has two parts to this USCI A0 and USCI B0. The USCI is A0 offers 4 modes of operation either it can act as a UART universal asynchronous receiver transmitter or it can act as LIN Local Interface Network or it can act as for a infrared communication or it can act as one of the SPI ports.

The second channel of serial communication offers two options, either you can operate it as SPI interface or you can operate it as I square C bus. So, if you look at the serial communication options, you can use the USCI to give you two channels of SPI or you can have one SPI and one I square C or you can have one UART and one SPI you can have one UART and one I square C and so on.

All the combinations that you can make with these two channels of communication, to the left of this we have timer which has 3 compare resistors. We have another timer which also has 3 compare resistors both these timers are 16 bit timers. Next to that is a Watchdog timer and as you notice here this watchdog is a 15 bit watchdog, which means the maximum count that it can it will count before it overflows and this would be used to reset the system is to 2 raise to power 15, which is 32768.

Next to that is a comparator with 8 inputs and you could select which input you would want to connect to the inputs of the comparator. And we also have Brownout protection which means this part of the circuit will provide brownout reset source. One of the reset resources that we discussed in the past. This is one of them. Towards the left most under the CPU you have JTAG interface.

(Refer Slide Time: 13:05)



And we saw in the pin diagram here. Let me show you hear that this pin diagram has entire 4 pins of the JTAG that is TCK here TMS and then you have TDI and TCLK. If you want to have a shorter or a smaller interface to the same JTAG, then you would use this Spy-Bi-Wire both of them give access to the JTAG controller one in a explicit form one through the Spy-Bi-Wire.

(Refer Slide Time: 13:43)



So, that is what we have on the chip the JTAG interface and you could have access to the JTAG interface through the Spy-Bi-Wire communication also. So this completes the block diagram description of the MSP430 G-series of microcontrollers. Let us go further.

Now it is very important to be able to read a data sheet because data sheet is provides you wealth of information more than what a course can teach you about the course can only sensitize you that a data sheet is a wealth of information but you as the end user you as the engineer must know where to look for relevant information inside a data sheet. So, I am going to open up a data sheet and go through it so that you are able to understand.

(Refer Slide Time: 14:36)



The first page of the of any data sheet whether it is about the microcontroller or it is about discrete component we will list out the silent features. So, if you see here it talks about the features. Here where it says, the low power voltage range is 1 point 8 to 3 point 6 and so on and that it has various modes of operation active mode, sleep mode, standby modes. It has serial communication protocols.

It has on chip comparator all that we have discussed. But usually it will be available in the first part of the first page of a data sheet. Then it might describe the details about it about the microcontroller.

(Refer Slide Time: 15:15)

			Ta	ble 1.	Available	Options	(1)(2)					
Device	BSL	EEM	Flash (KB)	RAM (B)	Timer_A	COMP A+	ADC10 Channel	USCI A0, USCI B0	Clock	10	Package Type	
MSP430G25531RHB32										24	32-OFN	
MSP430G2553IPW28	L								LF.	24	28-TSSOP	
MSP430G2553IPW20	1		10	512	20 143	2.40		- CR	VLO	16	20-TSSOP	
MSP430G2553IN20										16	20-PDIP	
MSP430G24531RHB32										24	32-OFN	
MSP430G2453IPW28									LF.	24	28-TSSOP	
MSP430G24531PW20	1.1	- 1 C		312			° .	- 10	VLO.	16	20-TSSOP	
MSP430G2453IN20	1									16	20-PD/P	
MSP430G2353IRHB32										24	32-QFN	
MSP430G2353IPW28		1	- 4	256	21 143			3 T	LF.	24	28-TSSOP	
MSP430G2353IPW20	1.1						1 °		VLO	16	20-TSSOP	
MSP430G2353IN20		-								16	20-PDIP	
MSP430G22531RHB32										24	32-QFN	
MSP430G2253IPW28	1	100	2	256	2x TA3		8	1	DCO.	24	28-TSSOP	
MSP430G22531PW20									VLO	16	20-TSSOP	
MSP430G2253IN20	_	-		-						16	20-PDIP	
MSP430G2153IRHB32										24	32-QFN	
MSP430G2153IPW28	1	1	1	256	2x TA3	8	8	1	DCO,	24	28-TSSOP	
MSP430G2153IPW20									VLO	16	20-15SOP	
MSP430021531N20		-		-						10	20-PU/P	
NOP NOVALS LOIPENDOL									1.5		acturn as Topoon	
NSP43002513IPW28	1	1	16	512	2x TA3	8	- 87	1	DCO.		20-1000P	
MSP43052513IPW20									ALO	10	2013307	
MSP430G2413(RHR32	-	-	-	-	-		-	-		24	32-OEN	
MSP430G2413IPW28									LF.	24	28-TSSOP	
MSP430G2413IPW20	1	1	8	512	2x TA3	8		1	DCO,	16	20-TSSOP	
MSP430G2413IN20									100	16	20-PDIP	
MSP430G2313IRHB32										24	32-OFN	8
MSP430G2313IPW28				1000	1000	1.1			LF.	24	28-TSSOP	
MSP430G2313IPW20	1	1	4	256	ZX TA3	8		1	VLO	16	20-TSSOP	(*)
MSP430G2313IN20										16	20-PDIP	
MSP430G2213IRHB32										24	32-QFN	MPTEL AND
MSP430G2213IPW28			2	164	2. 742			140	LF.	24	28-TSSOP	2023
MSP430G2213IPW20	1	1.1	100	*30	ex 10.5	<u>ಿ</u> .	S	1.6	VLO.	16	20-TSSOP	A TRACT
MSP430G2213IN20										16	20-PDIP	DST & Thus Instrument

Then in this case it has available options in terms of the peripheral feature that this microcontroller has.

(Refer Slide Time: 15:23)



Then if this micro if this data sheet reference to a certain family, it will talk about the pin outs that are available. In this case, it says that it is available in TSSOP as well as PDIP on this page

(Refer Slide Time: 15:39)



And the next page shows QFN which is quad package, which has pins on all sides the same pins distributed on for all sides.

(Refer Slide Time: 15:48)



Here is the functional block diagram the one we just discussed few moments ago.

(Refer Slide Time: 15:56)



It has what are the various terminals the pins of the microcontroller. What are the functions of each of these pins? What alternate functions those pins serve, this is a list table of that.

(Refer Slide Time: 16:10)

in official (11)					1202200032	in or the later of the	
www.ti.com					SLAS735J-AF	www.ti.com	
			SHORT-FORM DE	SCRIPTION			
CPU							
The MSP430 CPU has	a 1	6-bit	RISC architecture				
at is highly transparent to the application. All				Progr	am Counter		
operations, other than p	trations, other than program-flow instructions, are formed as register operations in conjunction with			Ste	ck Pointer		
even addressing modes for source operand and four			-				
ddressing modes for destination operand.				State	as register		
The CPU is integrated v	he CPU is integrated with 16 registers that provide				ant Generator		
reduced instruction execution time. The register-to- register operation execution time is one cycle of the CPU clock.				General-P	urpose Register		
				General-P	urpose Register		
our of the registers, R0 to R3, are dedicated as				General-P	urpose Register	put / BSL transmit	
constant generator, re	spec	tively	The remaining	General-P	urpose Register		
egisters are general-purpose registers.				General-P	urpose Register		
address, and control bus	ses, a	nd ca	in be handled with	General-P	urpose Register		
The instruction set o	inciet	e of	the original E1	General-P	urpose Register		
nstructions with three	forma	ts ar	id seven address	General-P	urpose Register	ipen .	
nodes and additional in	nstruc	tions	for the expanded	General-P	urbose Benister		
and byte data.	arucos	n ca	n operate on word				
				General-P	urpose negister		
Instruction Set				General-P	urpose Registe		
The instruction set con hree formats and se nstruction can operate Table 3 shows examp nstruction formats; Ta modes.	sists ven a on oles a ble 4	of 51 addre word of the 1 she	instructions with ss modes. Each and byte data. e three types of ows the address	General-P	'orpose Registe		
			Table 3. Instruction	Nord Formats			
INSTRUCTION FOR	IMAT		EXAMPLI		0		
Dual operands, source-destin	ation		ADD H4,H	5	104		A : 1 1 1 1 1 1 1
Belative jump, uniconditional	Aug		UNE INF		Lump.		Contraction of the local division of the loc
			Table 4 Address Mode	Descriptions ⁽¹⁾			
ADDRESS MODE		n	SYNTAX	EXAMIN			
Booister	1	2	MOV Bs Bd	MOV B10.	B11	sing and test	ating MSP
Indexed	1	1	MOV X(Bn), Y(Bm)	MOV 2(R5),0	5(555)		
Symbolic (PC relative)	1	1	MOV EDE, TONI				
Absolute	1	1	MOV &MEM,&TCDAT				
Indirect	1		MOV @Rn,Y(Rm)	MOV @R10,T	ab(RG) 3		DESIGN CONTEST
Indirect autoincroment	1		MOV @Rn+,Rm	MOV @R10-	RII		

Continued with that, here is a short form description of the CPU the various general purpose register we are going to come to that shortly.

(Refer Slide Time: 16:21)

53 13	MSP430G2x53 MSP430G2x13				TEXAS INSTRUMENTS
013	-REVISED MAY 2013	AS735J - APRIL 2011	su		rw.ti.com
					terrupt Vector Addresses
h.	FFh to 0FFC0h.	ess range OFF on sequence.	ated in the addre handler instructi	ower-up starting address are loca ddress of the appropriate interrupt	he interrupt vectors and the pole vector contains the 16-bit as
he	ogrammed), the	flash is not pr	Th (for example,	ddress 0FFFEh) contains 0FFFF ly after power-up.	the reset vector (located at a PU goes into LPM4 immediate
			s, and Vectors	Table 5. Interrupt Sources, Flag	
	PRIORITY	WORD ADDRESS	SYSTEM	INTERRUPT FLAG	INTERRUPT SOURCE
	31, highest	OFFFEh	Reset	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽⁷⁾
	30	OFFFCh	(non)-maskable (non)-maskable (non)-maskable	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	NMI Oscillator fault Flash memory access violation
	29	OFFFAh	maskable	TA1CCR0 CCIFG ⁽⁴⁾	Timer1_A3
	28	0FFF8h	maskable	TA1CCR2 TA1CCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾	Timer1_A3
	27	0FFF6h	maskable	CAIFG ⁽⁴⁾	Comparator_A+
	26	0FFF4h	maskable	WDTIFG	Watchdog Timer+
	25	0FFF2h	maskable	TA0CCR0 CCIFG ⁽⁴⁾	Timer0_A3
	24	OFFF0h	maskable	TADCCR2 TADCCR1 CCIFG, TAIFG	Timer0_A3
	23	OFFEEh	maskable	UCA0RXIFG, UCB0RXIFG ⁽²⁾⁽⁵⁾	USCI_A0/USCI_B0 receive USCI_B0 I2C status
1	22	0FFECh	maskable	UCA0TXIFG, UCB0TXIFG ⁽²⁾⁽⁶⁾	USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit
	21	OFFEAh	maskable	ADC10IFG ⁽⁴⁾	ADC10 (MSP430G2x53 only)
1	20	0FFE8h			(inter the back of only)
1	19	OFFEGh	maskable	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	I/O Port P2 (up to eight flags)
-	18	0FFE4h	maskable	P1IEG.0 to P1IEG 7 ⁽²⁾⁽⁴⁾	I/O Port P1 (up to eight flags)
-	17	0FFE2h			(ob o estas optia)
-1	16	OFFEOh			
1	15	OFFDEh			See (7)
	14 to 0, lowest	OFFDEh to OFFC0h			See (8)

The instruction set and eventually it is going to talk about for example here are the interrupt vector addresses these locations will be used to put pointers to the interrupt subroutines if you want to use those interrupts in your in your system.

(Refer Slide Time: 16:35)

4000	G2x13							XAS ISTRUMENTS		
SLAS735J-AF	PRIL 2011-REV	SED MAY 2013						www.ti.com		
Special F	Function R	egisters (SF	Rs)							
Most intern not allocat with this a	rupt and mo ted to a fund rrangement.	dule enable bit tional purpose	ts are collecte are not physic	d into the li ally presen	owest addres t in the devic	s space. Sp e. Simple so	ecial functior ftware acces	register bits s is provided		
Legend	rw:	Bit can be read a	ind written.							
	rw-0.1:	Bit can be read a	ind written. It is re	set or set by F	UC.					
	rw-(0,1):	Bit can be read a	and written. It is re	set or set by F	OR.					
		SFR bit is not pro	esent in device.							
		Та	ble 6. Interru	ot Enable F	Register 1 an	d 2				
Address	7	6	5	4	3	2	1	0		
00h			ACCVIE	NMIE			OFIE	WDTIE		
			nw-0	rw-0			rw-0	rw-0		
OFIE	Oscill (Non)	ator fault interrupt	enable							
ACCVIE	Flash	access violation in	t enable nterrupt enable							
ACCVIE	Flash 7	access violation in	terrupt enable	4	3	2	,	0		
ACCVIE Address	Flash 7	access violation in	t enable nterrupt enable 5	4						
ACCVIE Address 01h	Flash 7	access violation in	t enable nterrupt enable 5	4	3 UCB0TXIE rw-0	2 UCBORXIE rw-0	1 UCAOTXIE rw-0	0 UCAORXIE rw-0		
ACCVIE Address 01h UCA0RXIE UCA0RXIE UCB0RXIE UCB0RXIE	Flash 7 USCI USCI USCI USCI	AO receive interru AO transmit interru BO transmit interru BO transmit interru	tenable iterrupt enable 5 upt enable upt enable upt enable upt enable	4	3 UCBOTXIE rw-0	2 UCBORXIE rw-0	1 UCA0TXIE rw-0	0 UCAORXIE rw-0	⊜ _ <u>∔</u>	
ACCVIE Address 01h UCA0RXIE UCA0RXIE UCB0RXIE UCB0RXIE	Flash 7 USCI USCI USCI USCI	A0 receive interru A0 receive interru A0 transmit interr B0 transmit interr T	tenable 5 spt enable upt enable upt enable upt enable upt enable	4 upt Flag Re	3 UCBOTXIE rw-0	2 UCBORXIE rw-0	1 UCA0TXIE nv-0	0 UCAORXIE rw-0	8 <u>-</u> !	
ACCVIE Address 01h UCA0RXIE UCA0RXIE UCB0RXIE UCB0RXIE UCB0TXIE	Flash 7 USCI USCI USCI USCI	ACCESS violation in 6 AO receive interru AO transmit interr BO receive interru BO transmit interr T 6	tenative terrupt enable 5 upt enable upt enable upt enable Table 7. Intern 5	4 upt Flag Ri 4	3 UCBOTXIE rw-0 egister 1 and 3 period	2 UCBORXOE rw-0 2 2 2	1 UCAOTXIE rw-0	0 UCAORXIE nx-0	•	
ACCVIE Address 01h UCAORXIE UCAOTXIE UCBORXIE UCBORXIE UCBOTXIE Address 02h	Flash 7 USCI USCI USCI USCI	AO receive interru AO receive interru AO transmit interr BO transmit interr BO transmit interr BO transmit interr BO transmit interr	tenative terrupt enable 5 upt enable upt enable upt enable fable 7. Intern 5	4 upt Flag Re 4 NMFG	3 UCB0TXIE rw-0 egister 1 and 3 RSTIFG	2 UCBORX0E rw-0 2 2 PORIFG 0010	1 UCAOTXIE rw-0 1 OFFG	0 UCAORXIE rw-0 0 WDTFG	e	
ACCVIE Address 01h UCA0RXIE UCA0TXIE UCA0TXIE UCB0RXIE UCB0RXIE UCB0TXIE Address 02h WDTIFG	Flash 7 USCI USCI USCI USCI USCI	ACCESS violation in 6 AD receive interru AD transmit interr BD receive interru BD transmit interr T 6 m watchdog timer of n Voc power-on	tenable terrupt enable 5 apt enable upt enable upt enable vable 7. Intern 5 	4 upt Flag Re 4 NMIFG nv-0 dog mode) or n at the RST	3 UCB0TXIE rw-0 agister 1 and 3 RSTIFG rw-(0) security key viola	2 rw-0 2 2 PORIFG rw-(1) ation. mode.	1 rw-0 1 OFIFG rw-1	0 UCAORXIE ne-0 0 WDTIFG ne-(0)		Normal States
ACCVIE Address 01h UCAORXIE UCAORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE OFIFG	Flash 7 USCI USCI USCI USCI USCI	Access violation in 6 A0 receive interru A0 transmit interr B0 receive interru B0 transmit interr 6 T 6 n watchdog timer c on V _{CC} power-on into V _{CC} power-on	enable terrupt enable 5 spt enable upt enable upt enable upt enable spt enable spt enable spt enable upt enable spt enable spt enable spt	4 4 NMIIFG rw-0 dog mode) <u>or</u> on at the RSTJ	3 IUCB0TXIE nw-0 Bigister 1 and 3 RSTIFG nw-(0) security key viola NMI pin in reset	2 UCBORXIE rw-0 2 2 PORIFG rw-(1) tion. mode.	1 UCAOTXIE nw-0 1 OPIFG nw-1	0 UCAORXIE nw-0 0 WDTIFG nw-(0)	G	
ACCVIE Address 01h UCAORXIE UCAOTXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORXIE UCBORIFG PORIFG PORIFG	Flash 7 USCI USCI USCI USCI USCI Flag Flag Powe	access violation in 6 A0 receive interru A0 transmit interr B0 receive interru B0 transmit interr G T G n watchdog timer of ion Voc power-on set on oscillator fau	tenable terrupt enable spt enable upt enable upt enable upt enable stable 7. Intern 5 section (in watch or a reset conditis if, if, if flag, Set on V _o	4 upt Flag Ref MIFG nw-0 dog mode) or on at the RST: power-up.	3 UCBOTXIE ne-0 agister 1 and 3 RSTIFG re-(0) re-(0) NMI pin in reset	2 UCBORXIE rw-0 2 2 PORIFG rw-(1) ntion. mode.	1 Inco Inco 1 Inco Inco Inco Inco Inco Inco	0 UCAORXIE ne-0 0 WDTIFG ne-(0)		
ACCVIE Address 01h UCA0RXIE UCA0TXIE UCB0TXIE UCB0TXIE 02h WDTIFG OFIFG PORIFG RSTIFG	Flash 7 USCI USCI USCI USCI USCI USCI Flag Poww Exter	access violation in 6 A0 receive interru A0 transmit interr B0 transmit interr B0 transmit interr T 6 n watchdog timer c 10 V _{CC} power-on set on oscillator fau -On Reset interrupt I	enable server the server of t	4 upt Flag Ru 4 NMIFG w-0 sog mode) or n at the RST power-up. t condition at	3 UCBOTXIE nw-0 egister 1 and 3 RSTIFG næ-(0) secumly key viole NMI pin in reset	2 UCBORXIE rw-0 2 2 PORIFG rw-(1) tilon. mode.	1 UCAUTXIE nw-0 1 0FIFG nw-1 set on V _{CC} power	0 UCAORXIE ne-0 wbmFG ne-(0)		P tar-
ACCVIE Address 01h UCAORXIE UCAORXIE UCBORXIE UCBORXIE UCBORXIE UCBORTIE OZh WDTIFG OPIIFG PORIFG NMIFG	Flash 7 USCI USCI USCI USCI USCI 7 7 Set o Ress Flag Powe Exter Set v	AD receive interru AD receive interru AD receive interru BD receive interru BD receive interru BD transmit	enable server the server of t	4 upt Flag Ru 4 NMIIFG n=0 dog mode) or n at the RSTI power-up. t condition at	3 UCBOTXIE nw-0 egister 1 and 3 RSTIRG RSTIRG RSTIRG RSTIRG RSTIRG	2 UCBORXIE rw-0 2 PORIFG rw-(1) tion. mode. Reset mode. Res	1 UCAOTXIE nv-0 1 OPIFG nv-1	0 UCAORXIE ne-0 WDTIFG ne-(0) H-up.		e tan

This is a description of all the special function registers. And so on.

(Refer Slide Time: 16:50)

TEP INS	KAS STRUMENTS			MS MS	P430 P430	G2x53 G2x13
www.ti.com	n	SLAS7	35J-APRIL	2011-RE	VISED	MAY 2013
Absolut	te Maximum Ratings ⁽¹⁾					
Voltage ap	pplied at V _{CC} to V _{SS}		1	-0.3 V to	4.1 V	
Voltage ap	pplied to any pin ⁽²⁾		-0.	3 V to Vo	c + 0.3	V
Diode curr	rent at any device pin			±2 m	A	_
Storage te	emperature range, T _{em} ⁽³⁾	programmed device		-55°C to	150°C	
Stress only, a condit All vol applie Highe tempe	se beyond those listed under "absolute maximum ratings" may and fundicial generation of the device at these or any other cor form" is not implied. Exposure to absolute-maximum-ated con- trans and the second second second second second second to the TEST private fundicing according tratters on thigher than classified on the device label on the sh mended Operating Conditions	cause permanent damage to the difforms beyond those indicated up difforms for extended periods may allowed to exceed the absolute m to the current JEDEC J-STD-02 pping boxes or reels.	e device. 1 nder "reco affect dev naximum r 0 specifica	These are mmender ice reliabit ating. The ation with	stress d opera lity. e voltag peak r	ratings ting e is eflow
ypical va	alues are specified at V_{CC} = 3.3 V and $T_{\rm A}$ = 25°C (unless	otherwise noted)	MIN	NOM	MAX	UNIT
		During program execution	1.8		3.6	
Vcc	Supply voltage	During Bash programming or erase	22		3.6	v
Vss	Supply voltage			0		v
r _A	Operating free-air temperature	I version	-40		85	°C
		V _{CC} = 1.8 V, Duty cycle = 50% ± 10%	dc		6	
SYSTEM	Processor frequency (maximum MCLK frequency) $^{(1)(2)}$	V _{CC} = 2.7 V, Duty cycle = 50% ± 10%	dc		12	MHz
		V _{CC} = 3.3 V, Duty cycle = 50% ± 10%	dc		16	
 The N specif Modul 	tSIM30 CPU is clocked anectly with MCLK. Both the high and i lied maximum frequency. les might have a different maximum input clock specification. S	ow phase of MCLK must not exc be the specification of the respec	tive modu	utse durat le in this i	data st	ne eet.

And here are the electrical characteristics you would find these electrical characteristics in almost every data sheet, whether it is for a microcontroller, whether it is for a logic IC, whether it is for a for a semiconductor device any semiconductor device and it talks out absolute maximum ratings, which means what are the maximum voltage you can apply to this IC in this case without destroying it. It talks of maximum voltage it talks of maximum temperature that it can survive.

Then there are recommended operating condition meaning maximum ratings you are not going to normally encounter in commonly, but recommended operating conditions are what you must adhere to. So, it talks of the supply voltage the operating temperature and the frequency of operation in this case of this microcontroller

(Refer Slide Time: 17:44)



Then it talks of the various current consumptions, the various in active mode and low power modes, you can get you can use the information in this data sheet to verify when you are designing a system and you find that it is not working the way you would expect. This is the place to refer to to find out how much current should it consume versus how much current it is actually consuming.

So, I recommend very strongly that you practice reading a data sheet and to (())(18:18) the information given in this data sheet at the very fag end you will find this IC or the series of IC's in what bulk packaging form there available as I mentioned in the last lecture whether they are available in a tube form or whether they are packaged in a role of which can be used in production all that information is available in this data sheet.

Let us get back to our discussion on the features of this MSP430 G-series of microcontrollers. So, the architecture of MSP430 CPU, is that as I mentioned it is a Risc architecture. You see here. It is a RISC architecture and one of the silent features of RISC architecture as a name suggest reduced instruction set computer is that compared to a corresponding CISC architecture the number of instructions would be limited. And in this case, there are only 27 basic type of instructions.

(Refer Slide Time: 19:24)



It has 7 addressing which means each or many of these instructions would have variations how it is going to fetch the operant. And for that it uses 7 addressing modes. The address bit usually 16-bits for G-series certainly it is 16-bits, but for other variants, it could be 20 bits. The data bus is 16-bits because it is a 16-bit microcontroller.

Apart from the architecture and the bus interface unit, it has 16 16-bit registers. There are 16 registers each of the registers can hold a 16-bit value and we will see what all these registers perform. The maximum clock frequency for a G-series is 16 megahertz and for the F-series it is 25 megahertz. The registers have a interesting feature that they can be used to get constant values. And so there is a constant generator. I am going to come back to the constant generator shortly.

It has direct memory to memory transfer. So, you want to move a chunk of memory or you want to copy some part of memory into another section of the memory, you can do that without bringing a register in the picture and the instructions have word and byte addressing which means there are instructions which can fetch a word which means two bytes and there are instructions which can fetch or deal with a single byte of instruction.

The memory architecture is Von-Neumann here, which means there is a unified memory map. And in the same memory map you would have program memory you would have data memory. And in this case it also has access to the special function registers. These registers control the input output peripherals of MSP430 microcontroller.

(Refer Slide Time: 21:24)



The address bus allows you up to 64K memory locations as we seen. But in some cases it also has 20 address lines and you can have 1048 1 million memory locations like this. The data bus is 16 bits wide so you can transfer either 16 bits in a in a single cycle, but you can choose to have only a byte of data transfer as well. The way the words are stored, a word here means one word is equal to 2 bytes, which is equal to 16 bits. So, inherently the microcontroller can store 16 bits, but there is a restriction as to which memory addresses can it store these words.

(Refer Slide Time: 22:20)



It turns out that you can only store words starting from even memory locations. The memory is addressed in byte addresses. And so you can only store words which start at a even byte address. And since the instructions are all 16 bits, that means all the instructions are located at even byte addresses. That is the meaning even addresses.

So, your first instruction will be at address 0 and so on and so forth. Now when I have 2 bytes to store and my memory is arranged in byte form. The question is, in what sequence should I store the 2 bytes? So, let me say the 2 bytes are, so this is my LSB lower significant byte and my MSB.

(Refer Slide Time: 23:18)

Memo	v Architecture	
 Words are stored a ordering In little endian ord lower address and 	s two bytes in the memory in the little endian ering, the lower order byte is stored at the the higher order byte at higher address.	
MSBLSB	Image: second	

And my address is are each address can hold a byte of memory. I have two options. I can store LSB here and I can store MSB here in this location into sequential memory locations, or I could reverse I could store MSB first and I can store LSB later and the way memory words are stored is referred to as endianness of storage. Let me explain this.

(Refer Slide Time: 23:58)



So, let us say my memory has addresses which is starting from say address 0 then 1, then 2 and so on and 3. And let us say I have a word which means I have 2 bytes. The right most is always referred to as LSB and I have MSB. There are two options to store these two bytes in a byte wide

this memory is byte wide. This is very important to mention here byte wide memory. That is each location can store one byte byte wide memory.

Given that each locations can store only 1 byte and I have to store 2 byte bites because this is 1 word I have as you can see I have two options. I can store LSB at some address and next address I can store MSB. When I do the following that at a lower address I store the LSB and at the next address which is a higher address I store MSB, this is called little endian.

On the other hand, if let us say at a subsequent address, maybe 10 and next address is 11. If I store MSB first and then I store at the next address the LSB value of the word. This is called Big-Endian. So, as a computer engineer as a electronics engineer who is into embedded system design. It is very important to know the architecture that you are using. What kind of endianness this is the term, I would call endianness is not Endian.

We are Indians but we are talking of endianness how all the endings of the bytes being stored. This is referred to as endianness. So, there are two methods one is the little endian the other is the big endian. For MSP430 they have the designers have chosen to use little endian format of data storage. Let us go back.

(Refer Slide Time: 26:24)



inure 1.3 Rite Rytes and Words in a Ryte-Organized



Now, If you see here, let me zoom this up for you. You see the low byte is stored at a lower address. So, the way to remember is little endian means low byte, low address. High bite high address. This is the safest way to remember, what is the meaning of low-endian and anything else is the opposite of this is high endian. So in low address, this is the lower address. I am storing the low byte and at the higher address I am storing the high byte and this refers to the little endian format.

Within the within each location I can store 8 bits as you see here from 0 to 7. And since I have, if I am storing words, the number of bits will be 16. So, it will go from 0 to 7 and then from 8 to 15 in the higher memory locations because of the little endian format that MSP430 microcontroller follows.

This is the MSP430 G-series memory map, meaning the entire 64 kilobyte memory space. How is it occupied? It is very important to know that and although there are 1 to 5 columns, which means it is referring to 5 different microcontrollers. I am going to concentrate on this column here, which is MSP430G2553 because that is the microcontroller that we are using in our course here. Now, you see the address goes from 0 here if you can see this address.

(Refer Slide Time: 28:05)

MO							
M91	743	063	eries	mem	ory Ma	ap V	
		MSP430G2153	MSP430G2253 MSP430G2213	MSP430G2353 MSP430G2313	MSP430G2453 MSP430G2413	MSP430G2553 MSP430G2513	
Memory	Size	1kB	2k8	4/8	8kB	(16kB)	
Main: interrupt vector	Flash	OxFFFF to OxFFC0	OxFFFF to 0xFFC0	OxFFFF to 0xFFC0	OxFFFF to 0xFFC0	OxFFFF to OxFFC0	-
Main: code memory 🤞	-Flash	OxFFFF to 0xFC00	0xFFFF to 0xF800	OxFFFF to 0xF000	0xFFFF to 0xE000 (OxFFFF to 0xC000	
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte	256 Byte	
1	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	
RAM	Size	256 Byte	256 Byte	256 Byte	512 Byte	512 Byte 7	
		0x02FF to 0x0200	0x02FF to 0x0200	0x02FF to 0x0200	0x03FF to 0x0200	0x03FF to 0x0200	
Peripherals 🔫	16-bit	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	0 VE
->	8-bit	OFFh to 010h	OFFh to 010h	OFFh to 010h	OFFh to 010h	OFFh to 010h	(B)
	8-bit SFR	OFh to OOh	OFh to OOh	0Fh to 00h	OFh to OOh	OFh to ODh 4	MIN MSI
00	ooob);	FFF	Fh =6	5536	Ĭ	

This is address 0 and at the top it goes to FFFF in a 16-bit address range. This is the numbers you are going to have. You are going to go from 0000 x to the maximum value is FFFF x and this is equal to 65536 memory locations. So, the way these locations these addresses are utilized is that the lower 16 locations. If you see here lower 16 locations are used to store 8-bit special function registers. These special function registers deal with the input output ports.

The next again, next lot more locations from 10 x that is 16 to FF that is 256. They are reserved for storing 8-bit peripherals and thereafter from 100x to 1 FF. Let us see how the how much that is this is further 256 locations are used to store 16-bit information about 16-bit peripherals. That is such peripherals which require 16 bit of data. They are access in this range. The next memory addresses are used to store the RAM which is the data memory. In this case the address starts from 0200 to 03FF and this let me explain.

(Refer Slide Time: 29:47)

0100 256 ? SI2bytes coooh FF FFFE FFFF Reset

This is if I go from 0100 to 01FF these are 256 memory locations. In our case, we are going from 0200 to 03FF and these are 512 bytes of 512 locations. That means in this range. We are we have mapped the MSP430 microcontroller mapped RAM in this memory location. And so this is what we have.

Thereafter there is some gap and you come at here, which is 01000 that is 1000 to 10FF and this is called as information memory. Now information memory is also flash memory except this information memory is used to store user data that you would not want to be lost if the power is switched off.

So, this is basically a flash memory and in the G 2553 microcontroller you have 256 bytes of flash memory defined as information memory and at the top we have the main program memory. In this case, we have 16 kilobytes and this is the address range actually of which there are the 16 kilobytes are utilized in two way. So, the starting address is C2 C3000 to four FFFF's. Let me mention what it is. So, our address are C000h to FFFF we have already seen that the lower two digits refer to 256 bytes of memory.

And here we have FF minus C0, so it will go from C0 to CF, then D0 to DF, then E0 to EF and F0 to FF and each of these pages is to like 16 locations. So, we have total of 256 bytes into C0 to CF is 4 segments and like that we have total of into 4. So, this into this is 1 kilobyte and so this is a total of from 00 to 40 and 40 here means 64 pages.

So, 64 into 256 bytes will give you 16 kilobytes of memory. So, the difference between these two numbers is 16 kilobytes of memory and these 16 kilobytes of memory is what is available on 2553 microcontroller of this the top locations FFC0 to FFFF are stored to store vector locations and these are 32 locations each having the storage of 2 bytes. That means a total of 64 locations and I am able to store 32 interrupt vectors and the top of the address that is that is FFFE and FFFF these are two memory locations. This is the Reset vector.

So, what happens when you reset this microcontroller or this microcontroller is reset in any which way whether it is the user reset or whether it is a brownout reset or watchdog reset. It goes to this memory location. At this memory location it reads the value and it jumps to that memory location, which has to be in the in this code memory region and from there, it will fetch the first instruction interpreted executed increment the program counter and get go to the next location and so on and so forth.

So, this is the way the entire memory map of G2553 microcontroller 16 64 kilobyte memory map is utilized for storing the peripherals the RAM the information memory and the main code memory as well as storing the interrupt vectors. So, we stop our lecture here, and we will resume in the next session and will continue this discussion about MSP430. Thank you.