


**Analog Electronic Circuits**  
**Prof. S. C. Dutta Roy**  
**Department of Electrical Engineering.**  
**Indian Institute of Technology Delhi**  
**Lecture No 07**  
**FET Biasing,**  
**Current Sources.**

FET biasing and current sources.

(Refer Time Slide: 1:10)



As far as FET biasing is concerned if we consider an n-channel device the circuit is the same. Whether it is a JFET or a MOSFET. Even if it is a MOSFET it could be either depletion type or enhancement type. The circuit is the same, so if we discuss, if we consider and FET is having 3 terminals. Gate, Drain and Source. Symbol is different for different types of FET but we're considering n-channel then we have to have a resistance  $R_D$  and this goes to a source of voltage  $V_{DD}$ . Note the change of symbols. The drain instead of collector, so  $R_D$  and  $V_{DD}$  and the current through  $R_D$  is  $I_D$  and then the gate biasing is done in exactly the same manner as we do the base biasing in a BJT. That is we use 2 resistances.  $R_1$  and  $R_2$  and at the source we use another resistance exactly like emitter resistance and to distinguish this from the source resistance signal source resistance okay. You know the signal source would be here. And this usually we call  $R_S$  and this is the signal source  $V_S$ , in order to distinguish between  $R_S$  the

source internal resistance and the resistance connected to the source terminal of the FET we denote this by  $R_{\sigma}$  you understand the meaning of this subscript  $\sigma$ .

This is just to distinguish between this resistance and this resistance. Of course the output is taken from the collector, not collector the drain and there is a resistance  $R_L$  across which the signal output is taken okay. Now unlike alright, let me recall the symbols. If it is a JFET the symbol would have been simply this, n-channel JFET. If it is an MOSFET of depletion type, now the depletion type, two lines. And you have drain, this is the connection on the other hand this is the depletion type MOSFET DMOSFET. On the other hand if this is an enhancement type then you have 3 lines like this. This is the drain, this is the source and this is the gate okay. In either of these 3, in any of these 3 devices the same circuit shall be shall be effective.

Now you notice that the difference between BJT and FET is that the gate is virtually insulated. If it is MOS it is DC insulated absolutely metal oxide semiconductor so it's a capacitor basically. So the gate does not take any current. Gate does not take any current.


Student: Sir in MOSFET?

Professor: In MOSFET.

In JFET the gate and source is a reverse biased junction, the gate and source is a reverse biased junction and therefore that also takes negligible current. In other words the gate current  $I_G$  can be taken to be 0. The gate current  $I_G$  can be taken to be 0. So the FET basically and you know the gate controls the current  $I_D$ , the gate to source voltage controls the current  $I_D$ . So FET is basically a voltage controlled device alright.

You've also noticed that as far as DC is concerned the voltage at the gate is simply  $V_G = V_D \frac{R_2}{R_1 + R_2}$  equal to  $V_D \frac{R_2}{R_1 + R_2}$  divided by  $R_1 + R_2$  agreed? So this is the equivalent of  $V_B$  in a BJT agreed? Equivalent to  $V_B$  in a BJT alright. And the equivalent of the resistance  $R_B$  would be the parallel combination of  $R_1$  and  $R_2$  alright? But it does not go as in a BJT, it does not go to a diode. It goes to an open circuit alright? And  $I_D$  is the  $I_D$  is the drain current. Let us look at the DC equivalent circuit of this.

(Refer Time Slide: 6:46)



We have a battery  $V_{GG}$ ,  $V_{GG}$  then we have the resistance  $R_G$  which we have already defined. This is the gate terminal and this remains open alright. At the other terminal we have, what do we have a  $V_{DD}$  okay in series with a resistance of  $R_D$  and a what? Where does  $R_D$  go? Isn't there a current source? There is a current source which is  $I_D$  we're considering DC equivalent circuit there is a current source  $I_D$ . Then this goes to, what is this terminal now? No, the drain terminal is here.

Student: Source

This is the source terminal and therefore from here we have the current as the resistance as signal to the ground. Okay, this is equivalent circuit.

Student: Sir we choose the drain terminal also from this?

Professor: Tell me which is the drain terminal?

Student: Just before the current source.

Professor: Just before the current source that is correct, this is the drain terminal.


Student: Won't there be a resistance of n-channel.

Professor: We will come to this later.

This is that  $r_{ds}$  which we shall consider for dynamic resistance. Small  $r_{ds}$  that is  $r_{ds}$ , I am sorry  $r_{ds}$ . What we're talking of is this the dynamic resistance. This we shall consider in the AC equivalent circuit. As far as DC is concerned we don't have to.

Okay now you notice that here the controlling voltage is  $V_{GS}$ ,  $V_{GS}$  that is this voltage. This is the controlling voltage. And you notice that this is, since the gate current is 0, this is equal to  $V_G$  minus the source voltage is  $I_D R_s$ , is that clear? This is the golden relationship that we shall have to explore. Now let's review little bit about what we learnt about the different kind of FET. Let's review the relationships the we shall go to this relationship and see how to explore this.

(Refer Time Slide 0:09:43)



You know that the drain current in an FET is given by, if it is a junction type is given by  $I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$ , provided  $V_{DS}$  is greater than  $V_{GS} - V_P$  where  $V_P$  is a pinch-off voltage okay. For an n-channel JFET  $V_P$  is usually a negative quantity.  $V_P$  typically is let say minus 3 volts and your  $V_{GS}$  the gate to source voltage has to be less negative than 3 volts. In order for the transistor to conduct. In other words,

Student: Sir is there any equivalent region like saturated cut-off (0:10:43)

Professor: Yes, if you remember the characteristics, characteristics are exactly similar to a BJT characteristic except that there is a slope here, there is a slope here and the characteristics are like

this okay. This line given by  $V_{DS}$  is equal to  $V_{GS}$  minus  $V_P$ , this line okay. And before that, before this line the characteristics is like this, this is the ohmic region okay. If this is for  $V_{GS}$  equal to 0 alright then this voltage this voltage, this is minus  $V_P$  alright, because this line is  $V_{GS}$  equal to  $V_{GS}$  minus  $V_P$  alright. So the the flat portion of the characteristics which is saturation characteristics. The current reaches saturation there and this current for  $V_{GS}$  equal to 0 is obviously  $I_{DSS}$  the drain current under saturation condition. And this is  $I_D$ .

Student: Basically we are talking about saturation region in this?

Professor: That is correct.


The FET must be operated in the saturation region, it is there that you can explore the characteristics for a linear amplification. And as you go down  $V_{GS}$  becomes negative. Let's say minus may be 1 minus 1.5 this may be minus 2, well these are not to scale. And what is this line corresponds to?  $V_{GS}$  equal to..

Student: Minus 3

Professor: Not minus  $V_P$ .


Simply  $V_P$ , so this is the cut-off line, this is the cut-off line and these are the saturation characteristics okay. Let's make them (0:12:57) may be this minus 3, in this case  $V_P$  is approximately minus 4 volts, you can't go beyond this.

(Refer Time Slide: 0:13:21 )



On the other hand if the transistor if the FET is MOS type MOS diffusion type okay if it is MOS depletion then the characteristics are written like some constant K multiplied by V G S mins V T square again V D S must be greater than V G S minus V T otherwise it is 0, otherwise this is ohmic region okay. And V T if it is depletion then V T is indeed a pinch-off voltage and V T is a small negative quantity, it's a small negative quantity. On the other hand if it is MOS enhancement type then the same relationship hold that V T is now a threshold voltage threshold voltage and has a slightly positive value, V T is greater than 0. For conduction V G S now mind this carefully small V G S in an enhancement type E MOSFET, enhancement MOSFET V G S has to be more positive than V T alright. If the 2 characteristics are drawn on the same graph that is the plot of I D versus V G S then for the depletion type.

(Refer Time Slide: 0:15:12)



For the depletion type FET, that is DMOSFET or JFET both of n-channel the characteristics would be like this, this is d transfer characteristics, that is a plot of  $I_D$  versus  $V_{GS}$ , if you plot this obviously this would be a parabola a square law characteristics. And the characteristics when did it start? It would start from  $V_P$  agreed or  $V_T$  if it is DMOS. So this is a negative voltage so this is somewhere here.  $V_P$  or  $V_T$  and as the voltage exceeds  $V_P$  that is when the voltage becomes less negative then  $V_P$  the current rises and goes like this, it's a square law characteristics. Now what is this current  $I_{DSS}$  because here  $V_{GS}$  is equal to 0 okay. On the other hand if it is a enhancement type MOSFET then then  $V_T$  is a small positive voltage  $V_T$  and the characteristics goes like this, it's a parabolic characteristics, alright.

You notice also that in the biasing circuit our  $V$  we're considering DC alright. We can take the total voltage no problem  $V_{GS}$  was equal to  $V_{GG}$  minus  $R_{\sigma} I_D$  right, this is the condition, this is the expression giving the gate to source voltage as a function of  $V_{GG}$  and  $I_D$  drain current. And you notice that this line this straight line can be drawn on this characteristic.  $I_D$  versus  $V_{GS}$  it is exactly the same as the load line. And it will start it will start at  $V_{GG}$  and this current would be  $V_{GG}$  by  $R_{\sigma}$  is that okay? So take these two points and draw the load line. This is the load line transfer load line, this is not these are not voltage and current at the same terminals okay the voltage is between gate and source and the current is in the drain a third terminal and therefore this is a transfer characteristics.

This picture is worth 1000 words. It takes JFET, DMOSFET, EMOSFET it shows the load line, it shows the operating point. Where is the operating point now? This is the operating point if it is EMOSFET and this is the operating point if it is DMOSFET or JFET alright. And therefore the Q point the Q point can be calculated graphically alright or it could also be done analytically. Let us look at how to do it analytically.

Student: Sir, what is the load line physically mean, what does it indicate?

Professor: Oh, it is the locus of variation of a current and the voltage.

In this case the load line is the locus of variation of drain current and gate source voltage. That is if the gate to source voltage varies then your characteristics your current variation must lie on this line. That's what it is. Okay now if I want to do it analytically.



(Refer Time Slide: 0:19:40)

n - JFET

$V_{DS} > V_{GS} - V_P$

$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$

$I_D = I_{DSS} \left(1 - \frac{V_{GG} - I_D R_S}{V_P}\right)^2$

$I_D = I_{DSS} \left[1 - \frac{V_{GG} - I_D R_S}{V_P}\right]^2$

We have seen it how to do it graphically, if I want to do it analytically let's let us for example consider for specific specific case it will be a JFET. If it is a JFET n-channel JFET then  $I_D$  is equal to  $I_{DSS}$ ,  $V_{GS}$  minus  $V_P$  whole square. No I beg your pardon, it is written differently. Oh let me write it again.  $I_{DSS}$ , 1 minus  $V_{GS}$  divided by  $V_P$  whole square. I want to find the DC drain current okay. DC drain current and I know, then ofcourse  $I_D$  under the DC conditions it is  $I_{DSS}$ , 1 minus  $V_{GS}$  by  $V_P$  whole square in this you substitute the value of  $V_{GS}$ . So it becomes  $I_{DSS}$ , 1 minus what is  $V_{GS}$ ,  $V_{GS}$  is  $V_{GG}$  minus  $I_D R_S$  divided by  $V_P$  whole square and you see that the right hand side contains the unknown. The left hand side of course is the unknown. And therefore it is, what kind of equation?

Student: Quadratic.


Professor: It's a simple quadratic equation which can be solved for  $I_D$  quadratic equation has two roots by the fundamental theorem of equations.

Student: Then  $I_D$  should be positive.

Professor: One of them would be acceptable and other would not be acceptable. Now what will be the logic for rejecting one of the solutions.  $I_D$  should be positive. Suppose both are positive. One of them one of them will violet the condition that  $V_{DS}$  is greater than  $V_{GS}$  minus  $V_P$ , the one that satisfies this, the one that satisfies the relationship  $V_{DS}$  greater than  $V_{GS}$  minus  $V_P$


is the solution to be taken. And there will be a large number of examples that will work out in the tutorial class. And also I will work out some in the Thursday class okay. So you can either do graphically or analytically and it turns out that analytically it's not very difficult so why why turn to a graph and draw a graph and be inaccurate and all that okay. Now with this out of the way, let's look at the AC equivalent circuit, because the AC load line requires a knowledge of the AC equivalent circuit, let's take the same circuit as far as AC is concern.

(Refer Time Slide: 0:22:38)



We shall have  $V_S$ ,  $R_S$  the capacitor will become a short. And  $R_1$  and  $R_2$  they will combine into a single resistance  $R_G$  which would be from the gate to ground. Is that correct?  $R_2$  will come in parallel with  $R_1$  because  $V_{DD}$  is basically AC short. Then in the drain circuit, between the drain and the source we shall have a current generator, current generator which is incremental current generator okay, incremental current generator which we will find out. But that current generator shall feed and  $R_{sig}$  you can wish this away unless  $R_{sig}$  is short circuited alright. This capacitor we did not use earlier, now we bring in this capacitor  $C_3$ ,  $R_{sig}$  is short circuited and this current generator incremental current generator infeed  $R_D$  and  $R_L$ .  $C_3$  will be a short  $C_2$  will be a short. So  $R_D$  in parallel with  $R_L$ . Now let's look at the circuit then we will explain further.

(Refer Time Slide: 0:24:07)




What we have is AC equivalent circuit. AC equivalent circuit  $v_s$  will come in series with  $R_s$ , this is the source resistance, then we have  $R_G$  which is the parallel combination of  $R_1$  and  $R_2$ . This is your gate and then you have a current generator. We will see what this current generator is in the BJT case it was  $\beta i_{b}$  okay. Let us see what this is here. We will see it in a minute that what this puts is a parallel combination of this is  $R_L'$  where  $R_L'$  prime is  $R_L$  parallel  $R_D$  the drain resistance and this is the this is the output voltage  $v_o$ . Now to determine what this current generator is, you recall the total drain current is given by  $I_{DSS} \left(1 - \frac{v_{GS}}{V_P}\right)^2$ . Now what we have to do we should take the AC part of this, AC part of this obviously what we can do is take  $d i_D$ ,  $d v_{GS}$  okay, what would be the dimension of this?

Student: Conductance.

Professor: It's a conductance.


So it's a conductance so it should be denoted by  $g$ , it's a dynamic conductance, it should be denoted by small  $g$  and because it relates a current in one terminal to the voltage across another 2 terminal it is a transfer conductance or a trans-conductance and if you differentiate this you can easily see that this is given by minus  $2 I_{DSS}$  divided by  $V_P$  multiplied by  $1 - \frac{v_{GS}}{V_P}$  divided by  $V_P$ . Note that I have shifted to capital  $v_{GS}$  why? Because this is to be evaluated at the Q point at the Q point. At the Q point the voltage  $v_{GS}$ .

(Refer Time Slide: 0:26:32)


$$\frac{di_D}{dV_{GS}} = g_m$$
$$i_D = g_m v_{gs}$$

Now therefore what we have is  $d i_D$ ,  $d V_{GS}$ , I have found out  $g_m$ , this can be found for MOSFET the expression will be slightly different but you notice that  $d i_D$  is increment in the total current, so  $d i_D$  can be replaced by small  $i$  subscript small  $d$  and this is equal to  $g_m$  times  $d V_{GS}$  is increment in the gate to source voltage. So small  $v$  subscript small  $g$  small  $s$ .

(Refer Time Slide: 0:27:10)


$$\frac{di_D}{dV_{GS}} = g_m$$
$$i_D = g_m v_{gs}$$


Therefore the current generator that you see here shall be  $g_m$  times small  $V_{gs}$ , this is the AC equivalent circuit okay. And you can make simple calculations of the gain,  $V_O$  by  $V_S$  very easy right. What is  $V_{GS}$ ? Where is the source now? This is the drain, where is the source?

Obviously this terminal is the source, why was the source come here? Because  $R_{sig}$  is grounded,  $R_{sig}$  is short circuited for AC.

Student: Sir how is the  $g_m V_{GS}$  AC?


Professor: How is the source, this is what I explained here.  $d i_D$ ,  $d V_{GS}$ ,  $d i_D$  is the increment in gain current so it is  $i_d$  and  $d V_{GS}$  is increment in gate to source voltage. So this is  $V_{GS}$  okay, so you can calculate the gain very very easily.

(Refer Time Slide: 0:28:08)



You can see that small  $v_{gs}$  which is voltage between these two terminals is simply  $V_S \cdot R_G$  by  $R_G$  plus  $R_S$ . And  $V_O$  would be minus  $g_m V_{GS}$  multiplied by  $R_L$  prime and therefore it's a very simple matter of calculation to find out what the gain is. You remember in the case of BJT we had an alternative circuit in which  $R_E$  was made equal to 0 alright but there was a feedback from the collector to the base, can we do the same with respect to FET? Let's draw this circuit.

(Refer Time Slide: 0:28:53)




We have a  $V_S$ ,  $R_S$  capacitance then we have the FET for reasons to be explained in a minute we show an enhancement type FET EMOSFET enhancement type MOSFET okay. I will explain this in a minute, why I am not drawing any other.  $R_S$  is  $R_{\text{sigma}}$  is 0, so it goes to ground. The drain terminal goes to plus  $V_{DD}$  okay and the biasing, if I take the same type of circuit the biasing would be applied through a resistance what shall we call this resistance?  $R_G$  in the previous case we had called it  $R_B$  now this is a perfectly good way of biasing, you're output comes from here  $C_2$  and this is  $R_L$ , this is  $V_0$ . This is a perfectly good biasing provided it is an enhancement MOSFET you cannot replace this FET by a JFET or a DMOSFET and the reason is very simple, what is the reason?

For enhancement MOSFET  $V_{GS}$  has to be positive, on the other hand if it is a depletion mode operation either a JFET or MOSFET your  $V_{GS}$  is required to be negative this circuit cannot give you  $V_{GS}$  equal to negative unless unless there is resistance here. If there is a resistance here then  $V_G$  could be less than  $V_S$ , but here  $V_S$  is 0 identically. Therefore this is one of the differences between FET and BJT that this circuit is specific to EMOSFET and this is a popular circuit. Never make the mistake of having a biasing circuit for depletion mode with a circuit like this.

Student: What are the advantages of this kind of a biasing?

Professor: Oh advantage I have already told you, it uses 1 resistance less, the if you recall instead of  $V_{BB}$ ,  $V_{BB}$  was replaced by  $V_{CC}$  and therefore wherever  $V_{BE}$  occurs  $V_{BE}$  is much less compared to  $V_{CC}$  then  $V_{BB}$ . Let's say it's a more stable circuit. Than the previous one okay. And however there is a problem of AC feedback that is AC signal, signal current may flow to through  $R_G$  into the drain directly for which the solution is that you break  $R_G$  into 2 parts  $R_{G1}$  and  $R_{G2}$  and bypass, by means of a third capacitor. So you don't really save a resistor okay, you don't really save a capacitor also, you have to use this there r 2 more 2 more components. We don't really say it but this is a good enough circuit. (0:32:15) reason of the source has to be ground, then this is a solution provided the FET is in enhancement mode MOSFET.

(Refer Time Slide: 0:32:30)



As far as the effect of temperature is concerned  $I_{DSS}$  and  $g_m$  both of them decrease with rise of temperature. Can anyone explain why it is so? With rise of temperature why  $I_{DSS}$  and  $g_m$  decrease?

Student: Because of the resistance.

Professor: Which resistance?

Student: Resistance of the channel.


Professor: It's not the resistance okay, that is a that is a that is a gross explanation but what happens is with temperature increase the mobility decreases because they go on colliding with each other, they acquire more energy they don't know how to dissipate the energy so they fight each other. Okay I heard this term happening with human beings okay.

Student: Sir carriers also increase when temperature increases?

Professor: Carriers you see it's an n-channel and therefore you should drive the device to it's limit as much as you can, as it afford. So that is not, that is marginal.

But the energy of the increased thermal energy it causes carriers to fight each other they can't recombine with anybody. So they fight with each other they are of the same polarity and the mobility is decreased. This is also true that  $V_P$  the pinch-off voltage increases with temperature increase, pinch-off voltage increases with but this effect is not very significant. It's insignificant, insignificant increase okay.

(Refer Time Slide: 0:34:31)



This takes us to have a look at at a completely different type of biasing which is to be used in integrated circuits IC. In integrated circuit, the biasing that we have discussed so far, either BJT or FET cannot be used because in integrated circuits there is a limit on the volume, there is a limit on the area of silicon that can be used. So in integrated circuit, the main guiding principles are in making an integrated circuit or in biasing main guiding principles are that use transistor as



many as possible to replace any other function for example a diode you didn't make a diode separately, you used a transistor connect what?

Student: Base Connector.

Professor: Base collector short that is a the best diode base collector short and the emitter is the other terminal okay, you can make, diode can be make from a transistor in in I think 6 different ways. Of which the best is the one, did you know this or you just guessed?

Student: We know.

Professor: You know it okay.

Alright so whatever the function it is, whether it is diode or a resistance, even a resistance use an FET between the drain and source. Keep the gate open doesn't matter, use this as a resistance doesn't matter you understand what I mean? So use transistors.

Student: Why?

Professor: Because resistors are more costly. Diodes are more costly than transistor.

Student: (0:36:15)

Professor: I will tell you I will tell you why.

You see in an integrated circuit, every step of fabrication, diffusion, oxidation, masking every step has to be very precisely controlled. And when you make a transistor let's say 2N222 or whatever the type is, if you want to change it to make a diode it costs a huge lot of money, because the whole process has to be stopped, reconfigured and then carried out, so it costs money in terms of man power in terms of material, in terms of utility of the equipment alright. So one one standardizes one process in a particular setup, let's say Motorola they will only make transistors, they will not make anything else unless they are forced to. And this transistor you can make many end in one chip. In one of the wafers you can make million transistor there is no problem VLSI with appropriate designs.

So use transistor as far as possible. If resistors are to be fabricated then use the minimum number, as few as possible. Minimum number of resistors or as smaller value as possible. Why is this so? The larger the value of resistance the more is area of wafer, area of silicon.


Student: But at the same time the current is also increased and the power dissipation.

Professor: The current we shall current is of our choice. Current is our choice, we will make we will reduce the current. We will reduce the current, you see for amplification the absolute level of current and voltage are not important, as long as you put the Q point in the appropriate operating point. And the dynamism the dynamics of the whole situation is such that the dynamic range is not exceeded, that is we don't go into cut-off half power dissipation or saturation or whatever it is, then you're perfectly safe. So current is in our control and in integrated circuit the one of the guiding principle is use as little current as possible, so that you don't have to provide for heat dissipation.

Heat is a menace, it can cause havoc. So current is of our choice. If the minimum number of R's or as smaller value as possible as far as practicable do not use capacitances because capacitance also are very costly. They use they use a large semi-conductor area, silicon area capacitance is directly proportional to the area. Not only that if you want make a large capacitance the thickness the separation between the two plates has to be made very small. Which means insulation strength of the capacitor will be very small, alright. So do not use capacitance unless you're forced to. If you have to use a capacitance use a MOSFET in a MOSFET there is already a capacitance between the gate and the channel. So use gate to source or gate to drain as a capacitance, instead of a transistor or use a reverse biased junction, a reverse biased junction acts as a capacitor alright.

So this is what I said, use transistor as far as possible. If you have to make a capacitance of the pure kind the parallel plate well then it is going to be costly you try to avoid it as much as practically, if you're forced to then of course there is no choice, alright.

(Refer Time Slide: 0:40:25)



And the fourth guiding principle is Inductors, forget about them. You can't make inductors in integrated circuits, because their basic limitation a fundamental limitation the amount of flux that can be contained in a small volume of dimension microns, the amount of flux that can be contained is very very small. Unless the magnetic permeability or the magnetic field that is causing the flux is of astronomical magnitude naturally you cannot have it in the laboratory. And you cannot have inductors unless you go to frequencies greater than 10 mega-hertz let's say. If the frequency is very high, very small piece of spiral for example will act as an inductor, good inductor, you require very small inductors nano-henry order and you can make it by depositing a conducting spiral for example or there are many other many other geometry, you can make a look like this. And this is one of the terminals, this is the other terminal okay.

But this is at extreme high frequencies, now therefore if we had to be guided by this in integrated circuits we cannot use that self-biased BJT's 4 resistors or FET with so many resistors. We can't make them, so we have to think of something else.

(Refer Time Slide: 0:42:04)

$$\frac{\Delta I_c}{I_{c1}} = \frac{\Delta \beta}{\beta_1} \frac{R_B}{R_B + \beta_2 R_C} - \frac{\Delta V_{BE}}{V_{CC} - V_{BE}} + \frac{\Delta I_{CBO}(R_B + R_C)}{V_{CC} - V_{BE}}$$

$V_{CE} = V_{BE} = 0.7V$

And this is done by what is known as Current Mirrors. In a current mirror not only, you see if you have a BJT what you have to do is to stabilize  $I_C$  and  $V_{CE}$ . This is the basic problem okay. And if  $I_C$  is stabilized then  $V_{CE}$  is also stabilized because  $V_{CE}$  is  $V_{CC}$  minus the drop in the collector resistance minus the drop in the emitter resistance. So basically our problem is to stabilize  $I_C$  and what is the stabilization.  $I_C$  has to be stabilized against variations of  $\beta$ ,  $V_{BE}$  and  $I_{CBO}$  alright. One of the simple things.

In our mirror the basic principle is that you make  $I_C$  in a particular transistor, independent of the parameters of that transistor that is you make a reflected, I am using a shakespearean term "reflected glory" what you do is  $I_C$  is controlled by another circuit okay another circuit and therefore  $I_C$  you make independent of the particular transistor in which it is flowing this is why it's called a mirror. Mirror is what you see here is a reflection as I said reflected glory, is a reflection of what happens in another circuit alright. Let's see how this is performed. This is the significance of the term mirror nothing else. It's a reflection pardon me, purpose is to stabilize  $I_C$ . If  $I_C$  is independent of the parameters of this transistor naturally it's stabilize.

Student: But then it will depend on the stability of...

Professor: Okay, that we will see, that we will see.

We will make that transistor under very controlled conditions. So one transistor one spot in the circuit, we will control stable collector current so many other transistors okay. Let's see how it is done. We recall this circuit for BJT biasing. We have an  $R_C$  then the emitter goes to ground and there is a base resistance  $R_B$  you recall this biasing? In this biasing in this biasing where there is a feedback that  $R_B$  is split and all that is a different story, that only only affects the AC signal part not the DC okay. Now in this circuit I had told you that  $\Delta I_C$  by  $I_C$  that is the percentage change in the collector current is given by  $\Delta \beta$  by  $\beta + 1$  let's recollect  $R_B$  divided by  $R_B + \beta R_E$  instead of  $R_E$  we shall have  $R_C$  that's the only change.  $R_E$  has changed to  $R_C$  and  $V_{BE}$  is changed to  $V_{CE}$ . Then due to  $V_{BE}$  change it is  $\Delta V_{BE}$  divided by  $V_{CC} - V_{BE}$ . Plus  $\Delta I_C$  do not forget this this negative sign.  $\Delta I_C$   $R_B$  plus instead of  $R_E$  it is  $R_C$  divided by  $V_{CC} - V_{BE}$  alright.

You also recall in the specific calculation that you have made that this beta variations accounted for the major change  $I_C$ , it was 9.2 in the particular example that you took. This was of the order of 4.6 or something about half and this is of the order of 0.66 percent. So major variation occurs due to beta, and if I can make that 0 then obviously I would have improved matters. And making it 0 simply means make  $R_B$  equal to 0. So if I use this circuit  $R_C$  let us see what happens. This goes to ground and instead of a resistance we simply this use okay. Then what is  $V_{CE}$ ? Well this goes to 0 alright. And therefore the  $I_C$  is stabilized to a degree greater than when  $R_B$  was there alright. But what happens to  $V_{CE}$  now?


For this transistor isn't it the same as  $V_{BE}$ ?  $V_{CE}$  is the same as  $V_{BE}$ , is it a diode basically?

Student: Yes

It's basically a diode, a transistor is being operated as a diode. Now  $V_{BE}$  in active region as you know is about 0.7 volt. Is the transistor then in the active region? Well it is greater than 0.2 so it is very close to saturation but in the active region. We will not require this transistor to amplify. What we will do is, we'll use this current as the reference current. We will use this current as the reference current so, we shall call this uhh we shall call we shall change the nomenclature a little bit. We shall call this as the reference current and we shall call this resistance as  $R_1$ . Then you see  $I_{ref}$  is simply  $V_{CC} - V_{BE}$  divided by  $R_1$  correct?  $I_{ref}$  is  $V_{CC} - V_{BE}$  divided by  $R_1$  agreed?

Now this is a reference current, how can  $I_{C1}$  change, why should this current change? The current can change if there is change in  $V_{BE}$  obviously. The current can also change if there is change in  $I_{CBO}$ . But as you know the changes in  $V_{BE}$  and  $I_{CBO}$  are much less as compared to the change in beta and therefore if this transistor goes bad and you replace it by another transistor nothing happens, because it has been made independent of beta. This is the basic point alright. Now this transistor as a reference is used to control the current collector current of another transistor and the connections are made like this.

(Refer Time Slide: 0:49:08)



This is plus  $V_{CC}$ , there is a resistance  $R_1$ . Then you have you have this connection, call this transistor as  $Q_1$  the emitter goes here. This base is then connected to another transistor the current of which has to be controlled or stabilized the operating point of which has to be stabilized, let's call this  $I_{C2}$ , let's call it output current. And let's call this voltage as  $V_0$  okay, this voltage has  $V_0$  I am sorry. That is the  $V_{CE}$  of  $Q_2$ , this may be connected to a load, we're not showing that part of the circuit we're showing only the DC collector current. Now this goes to the same point the emitters are tied together the bases are tied together okay.

And this goes to, it will go to ground but in integrated circuits usually integrated circuits are operated with a plus minus supply which helps in stabilizing operating point and in getting many other kinds of function, then is possible with only 1 supply. So it goes to minus  $V_{EE}$ , this goes to a negative supply. Usual supplies are let's say plus minus 12,  $V_{CC}$  would be plus 12 and  $V_E$

$V_E$  would be minus 12. The ground is the middle point of this supply okay right. Now this is a typical current mirror arrangement. Why is it called a current mirror? Because as we shall show  $I_0$  is approximately equal to  $I_R$  or  $I_{reference}$ . Reference I don't want to write  $I_f$  every time I'll simply say  $I_R$  okay.

Now you know that the collector current of a transistor, collector current of a transistor is approximately equal to the emitter current, actually it is  $\alpha I_E$  plus  $I_{CBO}$  okay  $\alpha I_E$  plus  $I_{CBO}$ .  $I_{CBO}$  can be ignore and therefore it is  $\alpha I_E$  and  $\alpha$  is approximately 1 and transistor the collector current is approximately equal to emitter current and emitter current is a diode current and therefore it is of the form  $I_S$  particularly when it is forward biased. It is  $I_S \exp(Q V_{BE} / K T)$  agreed? Now therefore the collector current of a transistor depends basically on the base to emitter voltage and since the 2 base to emitter voltages of  $Q_1$  and  $Q_2$  are identical, they are identical the collector currents  $I_{C2}$  and  $I_{C1}$  should be identical alright?

So the first thing that you notice is that the output current that we want  $I_0$  is equal to  $I_{C1}$  alright. How is  $I_{C1}$  related to  $I_R$ ? As you see  $I_R$  equal to  $I_{C1}$  then there is a base current here there is a base current here the 2 base currents will be identical because  $V_{BE}$  is the same alright and this these 2 base current must come from here, therefore this is equal to twice  $I_{B1}$  plus  $I_{B2}$  or twice  $I_B$  which is  $I_C$  divided by  $\beta$ , so twice  $I_{C1}$  divided by  $\beta$ .

(Refer Time Slide: 0:53:22)


$$I_0 = I_S e^{\frac{qV_{BE}}{kT}}$$

$$I_R = I_{C1} \left(1 + \frac{2}{\beta}\right) \quad \beta \gg 2$$

$$\approx I_{C1}$$

$$I_0 \approx I_R = \frac{V_{CC} + V_{EE} - V_{BE}}{R_1}$$

~~$\frac{kT}{q} \ln \frac{I_0}{I_S}$~~



Therefore my relationship becomes  $I_{C1}$ ,  $1 + \frac{2}{\beta}$  and if  $\beta$  is much greater than 2 which is usually the picture. If  $\beta$  is 100 it is  $1 + \frac{2}{100} = 1.02$ , 2 percent change then  $I_R$  is approximately equal to  $I_{C1}$ .

Student: Sir, what is  $I_{C1}$ ?

Professor:  $I_{C1}$  is the collector current of the transistor  $Q_1$ , this is  $I_{C1}$  collector current of  $Q_1$ .

Which means that the output current  $I_0$  is approximately equal to  $I_R$ , the output current is approximately equal to  $I_R$ .



Student: Sir, how did we get the first equation?

Professor: This one? Okay, I will explain.

First take  $I_C$  is  $I_{C1}$  that is the current through the collector plus this current, by KCL this current must be equal to the base current of  $Q_1$  plus the base current of  $Q_2$  and these two current must be identical. So twice  $I_B$  and  $I_B$  is  $I_C$  over beta, is that point clear?

Student: Yes

Professor: Okay.

And therefore  $I_0$  equal to  $I_R$  and what is  $I_R$  now? What is the reference current here? It is  $V_C C$  minus minus  $V_E E$ . So it will be  $V_C C$  plus  $V_E E$  minus  $V_B E$  divided by  $R_1$  okay. So this is  $V_C C$  plus  $V_E E$  minus  $V_B E$  divided by  $R_1$ . Now  $V_B E$  strictly should be replaced by  $K T$  by  $q \log$  of why? Because this is a collector current and it is  $I_S$  it will be power  $Q V_B E$  by  $K T$ . So it should replaced by  $L N$ ,  $I_0$  divided by  $I_S$ , isn't it right?

Student: Yes

Student: Sir what should be replaced?

Professor:  $V_B E$ , because  $I_0$  equal to  $I_S$  it will be power  $2 V_B E$  by  $K T$ , therefore  $V_B E$  should be replaced by this quantity. If I do that then what kind of equation do I get? I get a transcendental equation. And I don't want to solve the transcendental equation. So what is the way out? Way out is engineer, engineering common sense, common sense it is said is the strongest tool of an engineer and here you see  $V_B E$  would be a small quantity compared to  $V_C C$  plus  $V_E E$  in integrated circuits invariably there is a positive supply and a negative supply therefore this would be of the order of let's say 24 and  $V_B E$  if you know in the active, we want the transistors to be in the active region. So active region  $V_B E$  is approximately 0.7. Therefore this is the negligible quantity and instead of solving a transcendental equation I replace this by 0.7 and I did a fairly good fairly good work in relationship design relationship for a current mirror.

(Refer Time Slide: 0:57:01)

$$I_R = I_{C1} \left(1 + \frac{2}{\beta}\right) \quad \beta \gg 2$$
$$I_0 = I_{ref} \approx I_{C1}$$
$$I_0 \approx I_R = \frac{V_{CC} + V_{EE} - 0.7}{R_1}$$
$$\cancel{\frac{kT}{q} \ln \frac{I_0}{I_S}}$$

Therefore the resistance  $R_1$  that I need is  $V_{CC}$  plus  $V_{EE}$  minus 0.7 divided by whatever current I need okay.  $I_{C2}$  which is approximately equal to  $I_{ref}$  alright? Which is approximately equal to  $I_{ref}$ . For example if I want, let's say 500 micro-ampere and  $V_{CC}$  and  $V_{EE}$  both are 15 volt let's say plus minus 15. Then  $R_1$  comes out as 30 minus 0.7 which is 29.3 divided by 500 micro ampere. And this comes out as 58.6K, alas this is a large value.

Student: Sir?

Professor: Yes

Student: Sir in the expression for  $I_R$ , we're ignoring 2 by beta, but if we're supplying many different circuits, you said you are supplying  $(n)$ (0:58:09) then you cannot ignore, in that case.


Professor: Wonderful.

Then we will have to have super-betas. If I want to supply 10 of the circuit then obviously if I want to supply 10 transistors from the reference current. If I want to want to supply the base current of 10 transistor from the reference current then obviously this 2 shall be replaced by 10 or 11?

Student: 11

11 why 11? Because the reference transistor also supplies a base current. So it would be 11 therefore beta must be much larger compared to 11. And as I said, if I use a Darlington that's another thing that is used in ICs invariably instead of 1 transistor we use 2 transistor. Let me show you this.

(Refer Time Slide: 0:59:03)



What we do actually is this, the collectors are brought together and this is the emitter, this is the base, this is the collector. There is a composite connection, so if I supply an  $I_B$  here signal current, this current is approximately  $\beta I_B$  and this current would be approximately  $\beta^2 I_B$ . So if I have a beta of 50 I can get a beta of 2500 without any problem. Your question is quite valid, if my current level has to supply large number of transistor then the current mirror must be made of a Darlington.