


**Basic Electronics**  
**Prof. Mahesh Patil**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Bombay**

**Lecture - 70**  
**Digital-to-Analog conversion**

Welcome back to Basic Electronics. We now start with a new topic namely interface between the analog and digital domains we will look at the basic functionality of a digital to analog converter or DAC we will then look at a DAC implemented using binary weighted registers and work out various quantities of interest for an example let us begin.

(Refer Slide Time: 00:47)



Introduction

- \* Real signals (e.g., a voltage measured with a thermocouple or a speech signal recorded with a microphone) are analog quantities, varying continuously with time.
- \* Digital format offers several advantages: digital signal processing, storage, use of computers, robust transmission, etc.
- \* An ADC (Analog-to-Digital Converter) is used to convert an analog signal to the digital format.
- \* The reverse conversion (from digital to analog) is also required. For example, music stored in a DVD in digital format must be converted to an analog voltage for playing out on a speaker.
- \* A DAC (Digital-to-Analog Converter) is used to convert a digital signal to the analog format.


M. B. Patil, IIT Bombay

We will now discuss analog-to-digital conversion and digital-to-analog conversion and let us begin with the motivation behind this kind of conversion why do we need this conversion in the first place. So, here are some points real signals for example, a voltage measured with the thermocouple or a speech signal recorded with a microphone or analog quantities varying continuously with time. On the other hand the digital format as we have seen earlier offers several advantages such as digital signal processing, storage, use of computers, robust transmission etcetera.

Therefore, it makes sense to convert these real signals, that is the analog signals to the digital format and then take advantage of all of these features that the digital format offers. An ADC is just that an ADC which stands for Analog-to-Digital converter is used

to convert an analog signal to the digital format, all right. Now the reverse conversion from digital to analog is also required for example, music stored in a DVD in the digital format must be converted to an analog voltage for playing out on a speaker that is how we hear that music and that conversion is done by a DAC, a DAC which stands for digital to analog converter is used to convert a digital signal to the analog format.

(Refer Slide Time: 02:40)



Here is the schematic picture of a DAC that is Digital-to-Analog converter, this is the digital input that is the analog output then we have ground and a reference voltage from the chip. The digital input as  $N$  bits  $D_0, D_1, D_2$  up to  $D_{N-1}$ . Now depending on the values of this binary number and this reference voltage the DAC will produce an analog voltage output. Here is an example for a 4 bit DAC; that means,  $N$  is 4 here with input  $S_3, S_2, S_1, S_0$  that corresponds to  $D_3, D_2, D_1, D_0$ . The output voltage is  $V_A$  equal to  $K$  some constant times  $S_3$  which can be 1 or 0 times 2 raised to 3 plus  $S_2$  which again can be 1 or 0 times 2 raised to 2 plus  $S_1$  times 2 raised to 1 plus  $S_0$  times 2 raised to 0.

And in general we can write this equation as  $V_A$  equal to  $K$  summation from 0 to  $N$  minus 1  $S_k$  times 2 raised to  $k$ . So, the important thing to notice here is each bit gets a different weight the higher bits get a higher weight and lower bits get a lower weight and this scaling factor  $K$  here is proportional to the reference voltage  $V_R$  this one, its value depends on how the DAC is implemented.

Now, let us look at how  $V_A$  varies the output voltage here as a function of the digital input that we apply to the DAC or diagram and we will take the same example again where  $N$  is 4. So, it is a 4 bit DAC. So, here is our digital input the first number is 0 0 0 0 then 0 0 0 1, 0 0 1 0 etcetera all the way up to 1 1 1 1. So, this is decimal 0, this is decimal 1, 2, 3, 4 etcetera up to 15 and as a result of this applied input the output voltage  $V_A$  varies from 0 to some maximum output voltage. And note particularly that we do not have a straight line here or a curve we have only discrete points and that is because our input is discrete there are only these 16 values and that in between 2 values for example, there is no digital input between this number and that number.

So, that is why we see points here and not lines or curves all right. Now this difference between 2 successive output values is called the resolution of the (Refer Time: 06:17). Now the number of bits of the DAC and the maximum output voltage we can easily figure out the resolution because we know that there are 2 raise to  $N$  minus 1 divisions over here in this case for example, we have 2 raise to 4 minus 1 that is 16 minus 1 or 15 divisions between the lowest and the highest values. So, then we can calculate the resolution as the maximum output voltage divided by 15 in this case.

(Refer Slide Time: 07:02)

DAC using binary-weighted resistors

- If the input bit  $S_k$  is 1,  $A_k$  gets connected to  $V_R$ ; else, it gets connected to ground.  $\rightarrow V(A_k) = S_k \times V_R$ .
- Since the inverting terminal of the op-amp is at virtual ground,  $I_k = \frac{V(A_k) - 0}{R_k} = \frac{S_k V_R}{R_k}$ .
- $I = \frac{S_0 V_R}{8R} + \frac{S_1 V_R}{4R} + \frac{S_2 V_R}{2R} + \frac{S_3 V_R}{R} = \frac{V_R}{2^{N-1}R} \sum_0^{N-1} S_k \times 2^k \quad (N=4)$ .
- The output voltage is  $V_o = -R_f I = -V_R \frac{R_f}{2^{N-1}R} \sum_0^{N-1} S_k \times 2^k$ .

M. B. Patil, IIT Bombay

Let us now talk about implementation of our DAC and our first approach is to use binary weighted registers what is the meaning of this term? If 1 resistance is, then the next 1 is 2 times that that is 2 R the next 1 is 2 times 2 R that is 4 R and then 8 R and so on all right.

Now this specific example is a 4 bit DAC the inputs are  $S_3, S_2, S_1, S_0$ . So,  $S_3$  can be 0 or 1,  $S_2$  can be 0 or 1 and so on. The output is  $V_A$  the output of this op amp here, we have 4 switches here which are controlled by the input bits  $S_3, S_2, S_1$  is 0 this switch for example, is controlled by  $S_3$ , if  $S_3$  is 0 then this node  $A_3$  gets connected to ground like that and if  $S_3$  is ground then  $A_3$  gets connected to this reference voltage  $V_R$ .

In other words the voltage at this node is  $S_3$  times  $V_R$  if  $S_3$  is 0 then that voltage is 0 and if  $S_3$  is 1 then that voltage is  $V_R$  and that is what we have shown over here and similarly this switch is controlled by  $S_2$  and therefore, this voltage is  $S_2$  times  $V_R$ . This one is controlled by  $S_1$  therefore, this is  $S_1$  times  $V_R$  and this one is  $S_0$  times  $V_R$ . So, that is our simplified circuit and we see that it is our op amp summer and let us now see how that works.

Since  $V_{\text{minus}}$  and  $V_{\text{plus}}$  are equal we have  $V_{\text{minus}}$  equal to 0 and therefore, this current can be calculated and this current is nothing, but  $I_0$  plus  $I_1$  plus  $I_2$  plus  $I_3$ ,  $I_0$  is  $S_0 V_R$  minus 0 divided by  $8R$ ,  $I_1$  is  $S_1 V_R$  minus 0 divided by  $4R$  and so on. So, that gives us this expression here. So, the current  $I$  is  $S_0 V_R$  by  $8R$  plus  $S_1 V_R$  by  $4R$  etcetera and now what we can do is to take this  $V_R$  by  $8R$  common and then get this expression here now here we have written a general expression for  $N$  bits in our case  $N$  is equal to 4.

So, this  $2^{N-1}$  is in our case,  $2^3$  which is the same as 8. So, this is what we get and as we expect each bit gets a different weight for example, the LSB  $S_0$  gets a weight of  $2^0$  or 1 and the MSB  $S_3$  in our case gets a weight of  $2^3$  or 8 and that is what we would expect from a DAC.

Finally, let us find the output voltage  $V_A$  here we have done that earlier when we talked about op amp circuits - this  $V_{\text{minus}}$  is 0 volts and there is no current going into the op amp therefore, this current  $I$  also goes through  $R_f$  and therefore,  $V_A$  which is our output voltage  $V_o$  is 0 minus  $I$  times  $R_f$  and that is what we have over here minus  $R_f$  times  $I$  and  $I$  comes from this expression and therefore, this is what we get for the output voltage.

(Refer Slide Time: 11:22)

DAC using binary-weighted resistors: Example

\* Consider an 8-bit DAC with  $V_R = 5V$ . What is the smallest value of  $R$  which will limit the current drawn from the supply ( $V_R$ ) to 10 mA?

Maximum current is drawn from  $V_R$  when the input is 1111 1111.  
 → All nodes  $A_0$  to  $A_7$  get connected to  $V_R$ .

$$\rightarrow 10 \text{ mA} = \frac{V_R}{R} + \frac{V_R}{2R} + \dots + \frac{V_R}{2^7 R} = \frac{1}{2^7} \frac{V_R}{R} (2^0 + 2^1 + \dots + 2^7)$$

$$= \frac{1}{2^7} \frac{V_R}{R} (2^8 - 1) = \frac{255}{128} \frac{V_R}{R} \rightarrow R_{\min} = \frac{5V}{10 \text{ mA}} \times \frac{255}{128} = 996 \Omega.$$

(Ref.: K. Gopalan, *Introduction to Digital Microelectronic Circuits*, Tata McGraw-Hill, New Delhi, 1978)

M. B. Patil, IIT Bombay

Let us take a specific example, consider an 8 bit DAC with  $V_R$  equal to 5 volts, what is the smallest value of  $R$ ? that resistance which will limit the current drawn from the supply to 10 milliamps, this is our supply  $V_R$  and that is supplying all these currents and the total current that we draw from the supply it should be limited to 10 milliamps. Now since this is an 8 bit DAC our resistance values go from  $R$ ,  $2R$ ,  $4R$  etcetera then  $2$  raise to  $6R$  and the last value is  $2$  raise to  $7R$ .

Otherwise the circuit is the same as what we saw earlier we have a total of edge which is now in the circuit this switch is controlled by the LSB that is  $S_0$  this switch is controlled by  $S_1$  and so on and finally, this switch is controlled by  $S_7$  which is the MSB. Now let us look at these currents  $I_0$ ,  $I_1$  etcetera up to  $I_7$ . Now this node is that virtual ground  $V_{\text{minus}}$  and  $V_{\text{plus}}$ , is nearly equal. So therefore, we have 0 volts here this current  $R_0$  is given by the potential at this node a 0 minus 0 divided by  $R_0$  it is  $2$  raise to  $7R$  and similarly we can get these other currents.

When  $S_0$  is 0 this switch is in this position node  $a_0$  is at ground and therefore,  $I_0$  would be 0 on the other hand if  $S_0$  is 1 then the switch is in that position the potential here is  $V_R$  and then we do have a current  $V_R$  divided by  $R_0$ . In other words this register is drawing a current from the power supply only if  $S_0$  is 1, similarly this resistor will draw a current from the power supply if  $S_1$  is 1 and for the power supply to supply the maximum current clearly we require  $S_0$  equal to 1,  $S_1$  equal to 1 etcetera all the way up

to  $S_7$  equal to 1. So, that is what we have written over here. Maximum current is drawn from  $V_R$  when the input is 1 1 1 1, 1 1 1 1 that is all loads a 0 to a 7 get connected to  $V_R$ .

And that maximum current is restricted to 10 milliamps so therefore, we equate 10 milliamps to  $V_R$  by  $R$  that is the current through this resistance plus  $V_R$  by  $2R$  the current through the next resistance and so on all the way up to  $V_R$  by  $2^7 R$  that is this correct and we can take  $V_R$  by  $2^7 R$  common and get  $2^0 + 2^1 + 2^2 + \dots + 2^7$  and this bracket turns out to be  $2^8 - 1$  that is 256 minus 1,  $2^7$  is 128 so therefore, we end up with 255 by 128 times  $V_R$  by  $R$  and that should not exceed 10 milliamps and that gives us the value of  $R$  the minimum value of  $R$ . So, that is  $V_R$  which is 5 volts divided by 10 milliamps times 255 by 128 and that turns out to be about 1 kilo ohms.

Now, this example has been taken from this book by Gopalan and it has many other interesting details about DACs and ADCs and it is a good book to look at.

(Refer Slide Time: 15:39)

DAC using binary-weighted resistors: Example (from Gopalan)

\* If  $R_f = R$ , what is the resolution (i.e.,  $\Delta V_A$  corresponding to the input LSB changing from 0 to 1 with other input bits constant)?

$$V_A = -V_R \frac{R_f}{2^{N-1}R} [S_7 2^7 + \dots + S_1 2^1 + S_0 2^0]$$

$$\rightarrow \Delta V_A = \frac{V_R}{2^{N-1}} \frac{R_f}{R} = \frac{5V}{2^8 - 1} \times 1 = \frac{5}{128} = 0.0391V$$

M. B. Patil, IIT Bombay

Next question, if  $R_f$  is equal to  $R$  what is the resolution that is  $\Delta V_A$  change in  $V_A$  here corresponding to the input LSB changing from 0 to 1 with all other input bits kept constant all right. So, this is our expression for  $V_A$  and this bracket corresponds to the input binary number, what is the lowest value of this bracket? That happens when  $S_0$  is 0,  $S_1$  is 0 etcetera all the way up to 7 equal to 0. So, that lowest value is 0 what is the

highest value? Highest value is when S<sub>0</sub> is 1, S<sub>1</sub> is 1 etcetera all the way up to S<sub>7</sub> is 1 and that highest value is 255 or 2 raised to 8 minus 1.

And when we talk about resolution what it means is we are allowing the change in this bracket by 1 and that is the same as saying that it is delta V<sub>A</sub> corresponding to the input LSB this S<sub>0</sub> here changing from 0 to 1 with other input bits constant. You can now calculate the resolution. So, the resolution which is delta V<sub>A</sub> when this bracket changes by 1 is given by this factor here which is reproduced here and that is 5 volts that is V<sub>R</sub> 2 raised to 8 minus 1 this number here times R<sub>f</sub> by R and R<sub>f</sub> and R are going to be equal so therefore, this turns out to be 0.0391 volts or 39.1 millivolts.

(Refer Slide Time: 17:27)

DAC using binary-weighted resistors: Example (from Gopalan)

• What is the maximum output voltage (in magnitude)?

$$V_A = -\frac{V_R}{2^N - 1} \frac{R_f}{R} [S_7 2^7 + \dots + S_1 2^1 + S_0 2^0]$$

Maximum  $V_A$  (in magnitude) is obtained when the input is 1111 1111.

$$|V_A|^{\max} = \frac{5}{128} \times 1 \times [2^0 + 2^1 + \dots + 2^7] = \frac{5}{128} \times (2^8 - 1) = 5 \times \frac{255}{128} = 9.961 \text{ V.}$$

M. B. Patil, IIT Bombay

Next question what is the maximum output voltage in magnitude here is our V<sub>A</sub> and note that it is negative and that is why we have put magnitude in brackets over here and when does the magnitude become maximum? That happens when the bracket becomes maximum that means, all these bits are equal to 1. So, the maximum V<sub>A</sub> in magnitude is obtained when the input binary number is 1 1 1 1, 1 1 1 1. So, all we need to do now is to replace all these S's by 1 and evaluate this bracket and that is what we get - V<sub>R</sub> is 5 volts 2 raised to N minus 1 is 128 R<sub>f</sub> and R are equal.

So, that is one and this bracket is then 2 raised to 0 plus 2 raised to 1 all the way up to 2 raised to 7 and when we evaluate that we get 9.961 volts.

(Refer Slide Time: 18:34)

DAC using binary-weighted resistors: Example (from Gopalan)

• Find the output voltage corresponding to the input 1010 1101.

$$V_A = -\frac{V_R}{2^N-1} \frac{R_f}{R} [S_7 2^7 + \dots + S_1 2^1 + S_0 2^0]$$

$$= -\frac{5}{128} \times 1 \times [2^7 + 2^5 + 2^3 + 2^2 + 2^0] = -5 \times \frac{173}{128} = -6.758 \text{ V.}$$

M. B. Patil, IIT Bombay

Next find the output voltage corresponding to the input binary number 1 0 1 0 1 1 0 1 fairly straight forward to do we have V A here, all we need to do now is to put S 7 equal to 1, S 6 equal to 0, S 5 equal to 1, S 4 equal to 0 and so on and that is what we get. So, V A turns out to be minus 6.758 volts.

(Refer Slide Time: 19:06)

DAC using binary-weighted resistors: Example (from Gopalan)

• If the resistors are specified to have a tolerance of 1%, what is the range of  $|V_A|$  corresponding to input 1111 1111?

$|V_A|$  is maximum when (a) currents  $I_0, I_1, \dots$ , etc. assume their maximum values, with  $R_k = R_k^0 \times (1 + 0.01)$  and (b)  $R_f$  is maximum,  $R_f = R_f^0 \times (1 + 0.01)$ .  
(The superscript '0' denotes nominal value.)

$$\rightarrow |V_A|_{11111111}^{\max} = V_R \times \frac{255}{128} \times \frac{R_f}{R} \Big|_{\max} = 5 \times \frac{255}{128} \times \frac{1.01}{0.99} = 10.162 \text{ V.}$$

Similarly,  $|V_A|_{11111111}^{\min} = 5 \times \frac{255}{128} \times \frac{0.99}{1.01} = 9.764 \text{ V.}$

M. B. Patil, IIT Bombay

Next question, if the resistors are specified to have a tolerance of 1 percent what is the range of mod V A corresponding to the input 1 1 1 1, 1 1 1 1. Now first let us figure out what this means a tolerance of 1 percent take this resistance for example, let us say it is



nominal value is 1 k then what this means is that the actual value can be anything between 0.99 times 1 k to 1.01 times 1 k. What about this resistance? We will assume that  $R$  and  $R_f$  are the same, therefore, the nominal value of  $R_7$  is also 1 k and therefore, the actual value will vary from 0.99 k to 1.01 k.

What about this resistance? Its nominal value is  $2^6$  times  $r$ ; that means, 64 times 1 k or 64 k and its actual value can vary from 64 k times 0.99 to 64 k times 1.01. Let us now get back to our original question and with this input all our switches are in the upper position; that means,  $A_7$  is connected to  $V_R$ ,  $A_1$  is connected to  $V_R$  etcetera and all of these currents now are nonzero. Now for  $V_A$  to be maximum in magnitude all of these currents must take on their maximum values and that happens when these resistances take on their minimum values that is condition number 1, second condition is that this current which is addition of all of these currents.

Now, passes through this  $R_f$  and this  $R_f$  times  $I$  should also take on its maximum value; that means,  $R_f$  should take its maximum value. Once we realize that then it is straightforward to calculate  $V_A$  max. So, mod  $V_A$  is maximum when a current is  $I_0$ ,  $I_1$  etcetera assume their maximum values with  $R_k$  equal to  $R_{k0}$  that is the nominal value times 1 minus 0.01 that is 0.99. So, the resistance is these resistances take on their minimum values that are how these currents become maximum.

And second  $R_f$  is maximum that is  $R_f$  is equal to which nominal value times 1.01. So, the maximum value of mod  $V_A$  for this condition is then  $V_R$  times 255 by 128 this gets in earlier times the maximum value of this ratio  $R_f$  by  $R$ ; that means, 1.01 divided by 0.99 because their nominal values are equal they cancel out and that gives us 10.162 volts. What about the minimum value of mod  $V_A$ ? That is just the opposite we want to make these numbers now as small as possible. So,  $R_f$  should take on its lowest value and all these resistances should take all their maximum values. So, that gives us this same factor times 0.99 divided by 1.01 that is 9.764 volts.

(Refer Slide Time: 23:05)

DAC using binary-weighted resistors: Example (from Gopalan)

- $\Delta V_A$  for input 1111 1111 =  $10.162 - 9.764 \approx 0.4$  V which is larger than the resolution (0.039V) of the DAC. This situation is not acceptable.
- The output voltage variation can be reduced by using resistors with a smaller tolerance. However, it is difficult to fabricate an IC with widely varying resistance values (from  $R$  to  $2^{N-1}R$ ) and each with a small enough tolerance.  
→ use  $R-2R$  ladder network instead.

M. B. Patil, IIT Bombay

So, as we found in the last slide for a fixed input combination such as 1 1 1 1, 1 1 1 1 the output voltage can vary substantially because our resistances are not perfect they are nonzero tolerance and in the last example we found that the maximum  $V_A$  in magnitude was 10.162 and the minimum was 9.764 and the difference between these 2 is about 0.4 volts which is quite significant because it is much larger than the resolution of the DAC which was 39 millivolts.

So, this situation is clearly not acceptable because it will lead to inaccuracies and what can we do to improve this situation? We can use resistances with a more tight tolerance. So, the output voltage variation can be reduced by using registers with a smaller tolerance; however, it is difficult to fabricate and IC with widely varying resistance values such as  $R$  2 128 times  $R$  and each with a small enough tolerance.

So, there is a technological difficulty there and therefore, this entire design needs to be improved upon. The solution is to this the so called  $R-2R$  ladder network, in this network we have only 2 resistance values  $R$  and  $2R$ . So, all registers in this network will be either  $R$  or  $2R$  and in this manner this problem of  $\Delta V_A$  arising out of variation in resistance values gets effectively addressed.

To summarize we have started looking at digital to analog converters we looked at an implementation using the binary weighted resistor approach we considered an 8 bit DAC example and worked out various quantities of interest. We found that statistical

variations in the resistance values make this type of DAC unsuitable when the number of bits is large. In the next class we will look at the  $R/2R$  ladder approach which circumvents this difficulty. See you next time.