

**Basic Electronics**  
**Prof. Mahesh Patil**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Bombay**

**Lecture - 68**  
**Simulation of a synchronous counter**

Welcome back to Basic Electronics. We have seen how to design a synchronous counter to satisfy the given state transition table. In this session we will follow that procedure to design a counter. We will also simulate the counter and verify that it does indeed follow the state transition table we started with. Let us get started.

(Refer Slide Time: 00:43)

$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0
0	0	1	1
0	1	1	0
1	1	0	0
1	0	0	1
0	0	0	1
0	0	1	0
0	1	0	0
1	0	0	0
0	0	0	0

Design a synchronous counter with the transition table shown in the figure. Verify your design with simulation.

Let us consider this design problem. Design in a synchronous counter with the transition table shown in the figure. And verify your design with simulation, so here is the transition table. We have  $Q_3 Q_2 Q_1 Q_0$  equal to 0 0 0 0 in the first state, then 0 0 1 1 0 1 1 0 etcetera. And after 9 states we are back to 0 0 0 0 so it is a mod 9 counter. And this is how the counter can be implemented, we have 4 flip-flops here the outputs are  $Q_3 Q_2 Q_1 Q_0$ . Our first job is to design this counter; that means, we need to figure out what J 0 should be what K 0 should be what J 1 should be etcetera, in terms of  $Q_0 Q_1 Q_2 Q_3$  so that the counter follows this transition table. And our next job is to simulate this counter and make sure that it does indeed follow this transition table.

(Refer Slide Time: 01:53)

So, let us begin with our design process. This is the transition table that the counter must follow. And here is a table that we have seen earlier which can be used in the design. If you know  $Q_n$  and  $Q_{n+1}$  this table tells us what J and K should be. And note that we have the positive edge of the clock indicated here. Because we are going to use positive edge triggered J K flip-flops. What we need to do next is to obtain kernel maps for all of these J 0, K 0, J 1, K 1 and so on based on the transition table that the counter must follow all right.

Let us begin with the do not care conditions; that mean the conditions which are not listed among these states. And those can be marked right away as Xs. For example, this state  $Q_3 Q_2$  equal to 0 1  $Q_1 Q_0$  equal to 0 1 that is 0 1 0 1 is not listed in the transition table, and therefore, we do not care whether that is 0 or 1 so therefore, it is marked as X.

Now let us consider the first state; that means, 0 0 0 0. Now after the clock edge the active clock edge our  $Q_3$  must go from 0 to 0  $Q_2$  must go from 0 to 0,  $Q_1$  must go from 0 to 1 and  $Q_0$  must also go from 0 to 1. So let us look up the required J and K values for this transition 0 to 0, that prnces here. And that gives us J equal to 0 K equal to X. So for a J 3 and K 3 we must have J equal to 0, and K equal to X. And the same thing is true also about J 2 and K 2 because  $Q_2$  also goes to the same transition.

What about  $Q_1$ ?  $Q_1$  goes from 0 to 1, so let us look up that entry 0 to 1 J must be 1, and K must be X and that is what we have over here J 1 is 1, K 1 is X and the same is true

also about  $Q_0$ .  $Q_0$  also goes from 0 to 1, so therefore, we have  $J_0$  equal to 1 and  $K_0$  equal to X. And we can follow this procedure and complete the rest of the table and that is what we will get. And you are definitely encouraging to do this yourself and verify that your entries are the same as what we have shown over here.

(Refer Slide Time: 04:56)




Our final step is to obtain expressions for  $J_0$ ,  $K_0$ ,  $J_1$ ,  $K_1$  and so on. And we can obtain minimal expressions using the K-maps that we constructed in the last slide which are reproduced over here. For example,  $J_0$  is given by  $Q_3 Q_2$  corresponding to this group here plus  $Q_3 \bar{Q}_2 \bar{Q}_1$  corresponding to this group over here. Notice that we have 2 different types of Xs. Here the ones which are marked in the pink color came from states which are missing in the transition table, whereas, these others came from our table for  $J$  and  $K$  given  $Q_n$  and  $Q_{n+1}$ , but they are all do not care conditions and we can choose each one of them to be 0 or 1 so as to minimize the expression for  $J_0$  or  $K_0$  etcetera.

In the map for  $J_0$ , we have taken this X to be 0 0 0 0 0. We have taken this X to be 1 1 1 1. So that we get the largest possible groups containing all 1's.

Now, you can verify that all these other expressions are correct and they correspond to the maps given over here. So we have got  $K_0$  equal to  $Q_3 \bar{Q}_2$   $J_1$  equal to  $Q_3 \bar{Q}_2$   $K_1$  equal to  $Q_0 \bar{Q}_1$   $J_2$  equal to  $Q_1$   $K_2$  equal to  $Q_1 \bar{Q}_2$   $J_3$  equal to  $Q_2$  and  $K_3$  equal to  $Q_2 \bar{Q}_3$ . We can now proceed to construct this counter with a circuit simulator

and then simulate to check whether the counter does indeed follow the transition table that we set out to achieve.

(Refer Slide Time: 06:58)



Let us now start constructing the schematic for the counter. First let us get the components and we will begin with the J K flip-flop. There is an element called J K FF 1 pos for positive edge triggered flip-flop that is the one. We then need to get and gates we can just get one right now, and then copy it later, or we also need a clock element that will serve as our clock.

Let us look at the properties of the J K flip-flop. It has got 2 real parameters. One is called delay high to low and the other one is called delay low to high. This parameter describes the delay involved when the output goes from high to low. And this 1 describes the delay involved when the output goes from low to high. Now these default values are 5 nanoseconds for each of them. And these are appropriate for our simulation because we are going to choose a clock period which is much larger than these values. So we will leave these properties at their default values. Similarly, the and or gate also have these parameters and they are both set to 5 nanoseconds. And we can leave those also at their default values. Let us look at the clock now.

Clock has got 2 parameters,  $t_1$  and  $t_2$ , which are relevant in this simulation.  $T_1$  is the interval for the first part of the clock, in which it is 0. We will have said that as 40 microseconds. And  $t_2$  is the interval in which the clock is high; we will have said that as

10 microseconds apart from these elements we will also find the connector element convenient. So, let us bring that in. That is just a dummy element with no physical properties and it can be used for wiring all right. Our next step is to reproduce the flip-flop element, 3 more times so we do that by control c control v like that.

Let us now place the components and start our wiring, and let us get rid of this tool box. Since we are not going to require any more components and also the configuration panel, and let us copy this connector, so that we can connect the clock to all of these. Now let us bring the clock over here and do that wiring.

Since it is a synchronous counter, the clock must go to all these flip-flops like that. Next let us look at the connections which are required. These are the connections that we figured out earlier, and you notice that many of these connections do not require any gates. For example,  $K_1$  is  $Q_0$  bar now this is our  $Q_0$  this is our  $Q_1 Q_2 Q_3$ . This is our  $K_1$  and therefore,  $Q_0$  bar can simply be connected to  $K$  directly like that. So it does not require or gate. The only gates you require are these. For  $J_0$  and for  $J_1$  so we require one and gate over there and some more gates over. There so let us figure that out now. Note that this  $Q_3$  bar  $Q_2$  bar also appears in the expression for  $J_0$ ; that means, what we have here is  $J_1$  ended with  $Q_1$  bar. So we have one and gate there, one AND gate there, and one OR gate, and here we have one and gate. So we require 3 and gates and one or gate.

So, let us copy this like that. And our  $J_0$  is going to be here, so maybe what we should do is to turn this around, because then this output can be directly connected to  $J_0$ . What we will do now is we will place these gates and then we will start the wiring. So this or gate gives us  $J_0$ , and this 1 can be 1 of these and operations. And this and gate can be used for  $Q_3$  bar  $Q_2$  bar so in fact, we can complete that wiring right away. This is our  $Q_2$  bar and that is our  $Q_3$  bar, like that. Let us use this gate to obtain  $Q_3 Q_2$ . Now this is our  $Q_2$  that is our  $Q_3$ , so let us connect those 2. That is  $Q_2$  and that is  $Q_3$  like that. And the output of this gate should go to this or gate this 1 like that.

One question that comes to mind is whether there is a cross over here, or whether these wires are actually connected. The way to check that is to click on the wire, and that shows the complete path. So in this case this wire is simply crossing over this other one. It is a good practice to use this connector to indicate connections. So for example, if

there was actually a connection over there, then we could have placed the connector over there, and used that for our wiring.


Let us complete the rest of the wiring now. The output of this gate must go to the or gate like that, and what is this gate giving us, right here,  $\overline{Q_3} \overline{Q_2}$  ended with  $\overline{Q_1}$ . Now this term is already here that is  $J_1$ . And we have already used one and gate to give us that. So let us make that connection and that needs to be ended with  $\overline{Q_1}$ . This is our  $\overline{Q_1}$ , so let us connect that to the other input like that. This is our  $J_0$ , so let us connect that here. What about  $K_0$ ?  $K_0$  is the same as  $\overline{Q_3}$  this is  $\overline{Q_3}$  so we will connect that to  $K_0$  like that. What about  $J_1$ ?  $J_1$  is  $\overline{Q_3} \overline{Q_2}$  which is this output here of the AND gate. What about  $K_1$ ?  $K_1$  is the same as  $\overline{Q_0}$  that is our  $\overline{Q_0}$ . What about  $J_2$ ? Same as  $\overline{Q_1}$  that is our  $\overline{Q_1}$  that is  $J_2$ .  $K_2$  is  $\overline{Q_1}$ ,  $J_3$  is  $\overline{Q_2}$  that is our  $\overline{Q_2}$  and  $K_3$  is  $\overline{Q_2}$  all right.

So, now our connections are complete. And we can move forward and name nodes and define output variables and so on all right. So let us make this full screen and bring back our tool box as well as the configuration panel like that. Let us name the nodes first starting with the clock; we can call this  $c_1$  K. This is our  $\overline{Q_0}$ , so the  $Q$  of this flip-flop is  $\overline{Q_0}$ , and we will call this  $\overline{Q_0}$ . Similarly, that is our  $\overline{Q_1}$  and that is  $\overline{Q_1}$  and so on.

Let us now specify our output variables. And since we are going to select more than one, we can click on add variable with the control key pressed. And that allows selection of multiple output variables. So we will select the clock  $\overline{Q_0}$   $\overline{Q_1}$   $\overline{Q_2}$  and  $\overline{Q_3}$ . And we must remember to click on this add variable button once again. So that the add variable mode is terminated.

Let us change these default output variable names to some meaningful names all right. Now we have completed the circuit editor part of the project and now we will move on to the solve blocks. One important point and that is we want our counter to start in the state  $0000$ ; that means, we want the output of each of the flip-flops to be 0, and that can be controlled using something called startup simulation. And whether a flip-flop output would be 0 or 1 is determined by the startup parameter called  $qsv$ . And by default it is 0 so therefore, if we perform startup simulation with the default settings our counter will automatically start in the state  $0000$ , all right.

(Refer Slide Time: 20:41)




Let us now proceed with the solve blocks, let us add a solve block, and change it is type to startup that will set the initial conditions for the flip-flops. And now we will follow this up with a transient simulation solve block like that. Now in digital circuits this backward Euler method is not relevant we can remove that. Similarly, this delta t the simulation time step is not relevant when we have digital simulation, so let us remove that as well. And we need to specify the end of the simulation time. Now our counter is a mod 9 counter, and one clock period is 50 microseconds. So we should simulate for at least 9 clock cycles that is for 50 microseconds.

Let us say we simulate for little more than that 600 microseconds. We need to specify the initial solution or the method to obtain the initial solution. And that can be done using this statement here initial solve. And instead of initialize we should use the option previous here, because we want the output of this block to be used as the previous solution for the transient simulation block all right.

Next we want to add the output block. So let us add the output variables of interest namely clock Q 0, Q 1, Q 2, Q 3, all right. And we are now ready to run the simulation.

(Refer Slide Time: 22:39)



So, now the simulation has been completed and this output file has been created. Let us choose time as the X axis and let us look at all of these variables clock Q 0, Q 1, Q 2, Q 3. So that is the plot. This waveform here is the clock this one, is Q 0 so clock Q 0, Q 1, Q 2, Q 3. Let us now check whether our counter does follow the transition table which we intended to obtain. The first state is Q 3, Q 2, Q 1, Q 0 is 0 0 0 0, that is Q 3 so 0 0 0 0 the next state is 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 then we have 1 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0, and then back to 0 0 0 0. So our counter seems to work as desired and the design process is therefore, validated, all right.

Now, as a small extension of this particular exercise, what you can do is design a mod 10 counter by adding one more state after say this state, and that state could be 1 1 1 1 for example, so then you can go through this entire process of coming up with J 0 K 0 J 1 K 1 etcetera, and then simulate the circuit and check whether your design is correct.

In summary, we started with a given state transition table and designed a synchronous counter, which will satisfy the given sequence. We then made up the circuit schematic from scratch simulated the counter and verified that it follows the sequence we designed for. This is a simple circuit in terms of connections to be made and therefore, it is a good idea to try it out on a breadboard. That is all for now see you next time.