


**Basic Electronics**  
**Prof. Mahesh Patil**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Bombay**

**Lecture No - 18**  
**Diode circuits (continued)**

Welcome back to Basic Electronics. In this class we will continue our discussion of clamper circuits; we will consider a circuit which provides a negative level shift. We will then see how a clamper and a peak detector can be combined to make up a voltage doubler circuit. With the help of the concepts we have learnt we will solve an interesting problem and get further insight into diode circuits. So let us start.

(Refer Slide Time: 00:49)



Let us look at another clamper circuit, it is quite similar to the previous one except now the polarity of the diode is reversed and everything else is the same. And first we will consider the ideal diode model with  $V_{on}$  equal to 0 volts  $V_s$  of  $t$  is still the same  $V_m \sin \omega t$  and  $V_m$  is 5 volts. So,  $V_s$  is varying between 5 and minus 5 volts. Note that the polarity of  $V_c$  is now plus here and minus here.

Once again we will make a few observations and then relate that to the graphs that we will see. First when  $D$  conducts the capacitor charges instantaneously, this point is clearly no different than the previous circuit and that is because  $R_{on}$  is small and therefore  $R_{on} \times C$  which is the time constant  $\tau$  is also small. And in this phase  $V_D$


is equal to 0, so therefore  $V_c + 0 - V_s$  is equal to 0 and therefore we get  $V_c$  equal to  $V_s$ . Second point  $V_c$  can only increase since a decrease in  $V_c$  would require the diode to conduct in the reverse direction. And this point again is the same as our previous circuit except the polarity of the capacitor voltage and the polarity of the diode are now reversed.

So this point the second point means that we see can go on increasing up to a maximum and then stay constant and that is what this is. After we see reaches its maximum value which comes out to be  $V_m$ , it cannot change any further and we then have  $V_o$  of  $t$  which is  $V_s - V_c$  equal to  $V_s -$  that constant which is  $V_m$ ; and this a negative level shift. So,  $V_s - V_m$ , so that is a negative level shift and that is where the circuit is different than the thing is one.

Let us now look at the plots. Now in the beginning other capacitor voltage is 0 and  $V_s$  starts increasing over there. And since  $V_s$  comes across the diode and that is a positive bias the diode starts conducting and therefore the capacitor starts charging. And as we have seen the capacitor starts instantaneously, so  $V_c$  becomes equal to  $V_s$ . So,  $V_c$  which is the green line and  $V_s$  which is the blue line coincide here and the red one is the output voltage and because the diode is conducting in this phase it has 0 volts across it; and therefore the output voltage is 0.

And at this point  $V_c$  as already reached its maximum and that is  $V_m$  which is equal to 5. So, subsequently  $V_c$  is going to stay at that value like that. And then we have this equation to describe  $V_o$  of  $t$  which is  $V_s - V_n$ . So, if this is  $V_s$  our  $V_o$  it is simply a level shifted version of  $V_s$ . And note that the shift is now downward.

(Refer Slide Time: 04:59)




Here is the same circuit as the last slide except we now have beyond of 0.7 volts. Let us quickly go through the results in this case. In the last circuit  $V_c$  reached a maximum of 5 volts and stayed there, in this case it does not go to that it goes up to 4.3 volts and stays constant. And let us go through the observations that we went through earlier and relate those to on the graphs.

When  $D$  conducts the capacitor charges instantaneously; once again since the time constant is small as in the last circuit and in this phase we have  $V_c$  plus  $V_{on}$  minus  $V_s$   $V_c$  plus  $V_D$  which is beyond, so the diode is conducting minus  $V_s$  is equal to 0 and that gives us  $V_c$  equal to  $V_s$  minus  $V_{on}$ . Second point we see can only increase because a decrease would call for the diode to conduct in the reverse direction which is not possible. Third point; after  $V_c$  reaches its maximum value and what is the maximum value now; what is the maximum value of  $V_s$ ? That is equal to  $V_m$  which is 5 volts, so the maximum value of  $V_c$  is  $V_m$  minus  $V_{on}$  which is 5 minus 0.7 which is 4.3.

After  $V_c$  reaches its maximum value it cannot change anymore for the same reasons we discussed earlier. And we then have  $V_o$  of  $t$  is equal to  $V_s$  of  $t$  minus  $V_c$   $V_s$  minus  $V_c$  which is  $V_s$  minus  $V_m$  plus  $V_r$ , so it turns out to be  $V_s$  minus 4.3 volts; earlier this was minus 5 volts and now it is minus 4.3 volts. So, that is really the only difference and in this case the output voltage gets clamped to 0.7 volts; that value there is 0.7 volts and

earlier if you remember it was 0 volts. So, not much difference really except for the small changes because of  $V$  on.


(Refer Slide Time: 07:17)



We have seen how clamper works; we have also seen how a peak detector works. We can put these together to make voltage doubler circuit, also called the peak-to-peak detector. So, this figure shows the basic idea behind this combination. The input voltage is a sinusoid from minus  $V_m$  to plus  $V_m$  as shown here. The output of the positive clamper that is this circuit which provides a positive level shift is from  $0$  to  $2V_m$  and it is otherwise identical to the input voltage. So, the input voltage just gets shift and it now goes from  $0$  volts to  $2V_m$ .

And now the peak detector detects the peak of this voltage; and what is the peak of this voltage? This is  $0$  this is  $2V_m$ , so the peak of this waveform is  $2V_m$ . So the output of the peak detector is then expected to be a DC voltage of  $2V_m$ . In other words from a sinusoid; going from minus  $V_m$  to  $V_m$  we have generated a DC voltage which is double the amplitude, so  $2$  times  $V_m$  and that is why this circuit is called this combination is called a voltage doubler.

(Refer Slide Time: 09:10)



Here is an implementation of the voltage doubler. This first part consisting of  $C_1$  and  $D_1$  is a positive clamper, it provides a positive shift and we have seen this earlier. The second part consisting of  $D_2$  and  $C_2$  is a peak detector and we have also looked at this circuit earlier. And now let us look at the waveforms  $V_i$ ,  $V_1$  and  $V_o$  to see how the circuit works. Here are the waveforms for the case where  $V_{on}$  for the diodes is 0 volts that is they have ideal diodes. The blue curve is the input voltage, the green curve is  $V_1$  it is also color coded. So, this blue that is green and output voltage is in the pink color.

And as we have seen before  $V_1$  is just a level shifted version of  $V_i$  and it is clamped at 0 volts. So, it goes from 0 to 2 V m if the input goes from minus  $V_n$  to plus  $V_n$ . The peak detector simply detects the peak of this waveform the green waveform which is  $V_1$  and the peak is this level here and that is 2 times  $V_m$  or 2 times 10 in this example which is 20 volts.


It is interesting to note that it takes a few cycles for the output voltage to build up to the steady state. In practice of course we are only interested in this part and we really do not care about what happens in the beginning. But if you are curious it is a good idea to plot the diode currents and the capacitor voltages and try to figure out why it is taking so many cycles to reach the steady state. The circuit file for this example it is available and you are encouraged to run the simulations. Now let us look at the case where  $V_{on}$  is 0.7 volts; and as we have seen before the positive clamper now clamps  $V_1$  at minus 0.7


volts rather than 0 volts in the earlier case and therefore  $V_1$  does not go to  $2 V_m$  while goes to  $2 V_m$  minus 0.7 volts. Also the peak detector does not detect the peak of  $V_1$ , but its output is the peak of  $V_1$  minus 0.7.

So we have two diode voltage drops involved and therefore the output the pink line here is  $2 V_m$  which is 20 volts minus 1.4 volts. And that is a circuit file available to you to run this simulation and look at the various waveforms.

(Refer Slide Time: 12:40)

Diode circuit example






Assuming  $R_1 C$  and  $R_2 C$  to be large compared to  $T$ , find  $V_o(t)$  in steady state.

- \* Charging time constant  $\tau_1 = R_1 C$ .
- \* Discharging time constant  $\tau_2 = R_2 C$ .
- \* Since  $\tau_1 \gg T$  and  $\tau_2 \gg T$ , we expect  $V_C$  to be nearly constant in steady state, i.e.,  $V_C(t) \approx \text{constant} \equiv V_C^0$ .
- \*  $V_o(t) = V_i(t) - V_C(t) \approx V_i(t) - V_C^0$ .

Let us look at an example.



M. B. Patil, IIT Bombay

Let us now consider this circuit with two diodes. It is somewhat similar to the clamper circuit that we have seen earlier, the difference is in those circuits we had only one diode here we have two diodes. So, in the clamper circuit the capacitor voltage could only increase because there was no path for the capacitor to discharge. This situation is different we have a charging path for the capacitor through this  $D_1$  and there is also a discharging path for the capacitor through  $D_2$  like that.

Let us look at the problem statement now: here is the input waveform going from minus  $V_m$  to plus  $V_m$  this could be say minus 10 volts to plus 10 volts. The high interval; that means, the interval in which the voltage is high is marked as  $t_1$  over here and the low interval is marked as  $t_2$ . And the  $i$   $V$  relationship for the diode is given over here. So, when the diode conducts it has a voltage drop of 0.7 volts and for any voltage less than 0.7 volts it does not conduct the current is 0. Here is the problem statement assuming  $R_1$


$C$  and  $R_2 C$  to be large compared to  $t$  find  $V_o$  of  $t$  in steady state:  $V_o$  is the output voltage here.

What are these quantities  $R_1 C$  and  $R_2 C$ ? Let us look at this circuit; the charging path is like that. So, we see that the charging time constant is the product of  $R_1 C$ . So,  $R_1 C$  is the charging time constant. What about discharging? The discharging path is like that and therefore  $R_2$  times  $C$  is the discharging time constant. This problem does appear to be somewhat complicated, but we have two simplifying factors. One: we are dealing with steady state; that means periodic steady state. And second: these time constants are given to be large compared to  $t$ ; that means that they are large compared to  $t_1$  and  $t_2$  as well. And this will have implications for our analysis as we will see.

Let us now make a few observations about this circuit and then write equations and figure out what  $V_o$  of  $t$  should be. Charging time constant  $\tau_1$  equal to  $R_1 C$  as we have already seen; discharging time constant  $\tau_2$  is  $R_2$  times  $C$ . And since  $t_1$  since  $\tau_1$  and  $\tau_2$  are both much greater than  $t$  the period of the input waveform we expect  $V_c$  to be nearly constant in steady state. And why is that? What is the meaning of  $\tau_1$  much larger than  $t$ ? So that means, if the capacitor is charging for example, that charging process is going to be very slow; that means in this time the capacitor voltage will hardly change, its going to charge do slowly that we will not even notice the difference in this interval.

Similarly, if the capacitor is discharging we will not really notice any difference in one interval like  $t_2$  because it will discharge so slowly over several cycles. So, because of that we can say that the capacitor voltage in steady state can be treated as a constant. And let us denote that constant by  $V_c$  with a superscript 0. And now we can get back to  $V_o$  of  $t$ ; what is the  $V_o$  of  $t$ ? It is  $V_i$  minus  $V_c$ , so  $V_o$  of  $t$  is  $V_i$  of  $t$  minus  $V_c$  of  $t$ . And the huge simplification that is made possible by this assumption is that the capacitor voltage is a constant. So therefore, our steady state output voltage it is simply the input voltage minus this constant  $V_c$  it is superscript 0 the steady state value of the capacitor voltage.

(Refer Slide Time: 17:51)



So let us look at an example and verify that these actually happen and then we will derive an expression for  $V_o$  of  $t$  in steady state. Here is an example: the input voltage is going from minus 10 to plus 10; that means, our  $V_m$  is 10 volts  $t_1$  the interval of high input voltage is given to be 0.25 milliseconds and  $t_2$  the interval of low input voltage is given as 0.75 milliseconds. The other component values are  $R_1$  is equal to 5 k  $R_2$  equal to 10 k; the turn on voltage of the diode is 0.7 volts and the capacitance is 10 micro per heads.

Now let us check whether the condition given in the problem statement that is  $R_1 C$  and  $R_2 C$  being very large compared to  $t_1$  and  $t_2$  is valid or not. What is  $R_1 C$  5 k times 10 micro per heads; so that is 50 milliseconds and 50 milliseconds is surely large compared to any of these numbers. What about  $R_2 C$ ? 10 k times 10 micro so that means 100 milliseconds and that too is large compared to  $t_1$  and  $t_2$ . So, the condition stated in our problem is indeed valid. About the capacitor voltage we said that we expect  $V_c$  to be approximately constant and that is observed over here and what is that value this is 0 volts this is minus 5, so  $V_c$  is about minus 3 volts.

Now to proceed further let us look at  $V_c$  in an expanded form. Here is the capacitor voltage as a function of time, and we see that it is nearly constant but not exactly constant it varies between about minus 1.9 volts 2 minus 1.84 volts. And during this interval and the input voltage is high, the capacitor voltage rises and that corresponds to




charging of the capacitor through D 1. During this interval in which the input voltage is low the capacitor voltage decreases and that corresponds to discharging of the capacitor through D 2. And you note that our capacitor voltage waveform is periodic, this value is the same as the  $V_c$  value after one period that is this one; and that is the meaning of periodic steady state.

Let us now look at the capacitor current that is what it looks like. And notice that it is consistent with our comments so far about the charging and discharging of the capacitor. During this interval when the capacitor is charging  $i_c$  is positive and during this interval and the capacitor is discharging  $i_c$  is negative. Let us try to understand why there is a charging phase and a discharging phase in the first place. So, let us consider this situation in which  $V_i$  is constant equal to plus  $V_m$ , so we do not have these changes we just have a constant  $V_m$  as the input voltage; just a D c voltage.

And what do you expect to happen? Initially there will be a capacitor current, but as  $t$  tends to infinity as we approach the steady state all voltages will become constant, so therefore  $V_c$  will become constant  $C D V C D t$  which is  $i_c$  will become 0 and the capacitor will look like an open circuit. There would not be any voltage drop over there and the entire input voltage  $V_m$  would then appear across the capacitor.

So this end of the capacitor would be at  $V_m$  and this other end of the capacitor would be at 0. In other words  $V_c$  would have become equal to  $V_m$ , so that is exactly what is happening in the charging phase. So, the capacitor voltage is trying to go all the way up to plus  $V_m$  in this case; of course, it does not quite happen because we then have this transition of the input voltage. And so therefore the discharging starts.

(Refer Slide Time: 22:56)



Now, we want to find the value of  $V_C$  approximately assuming it is nearly a constant. And for that purpose we will use charge conservation, we have come across this concept also when we discussed RC circuits. And it has to do with periodic steady state; and what the situation we have here is periodic steady state everything is periodic  $V_C$ ,  $i_C$ ,  $V_{on}$ ,  $V_o$ .

In particular the charge on the capacitor is also periodic and we are going to use that to figure out what  $V_C$  should be. So, what is the change in the charge on the capacitor in one period it is 0 to  $t_1$   $i_C dt$  that is because  $i_C$  is  $dQ/dt$ . And this we can split into two parts: integral over 0 to  $t_1$  this phase and integral from  $t_1$  to  $t_1 + t_2$  that is this phase. And these two together should add up to 0 because we do not expect any change in the capacitor charge between 0 and  $t$  equal to capital T.

And we can see in this figure that it is actually happening this area which is the first integral is positive, because this is our 0. And the second integral is this area and that is negative, it turns out that they are equal in magnitude and opposite in sign so they add up to 0. Next what is  $i_C$  in this interval? It is  $(V_m - V_C)/R_1$  this is plus  $(V_m - V_C)/R_1$  and minus  $V_{on}/R_1$  the voltage drop across  $R_1$  and that divided by  $R_1$  that is over  $i_C$  that is because the charging path is like that and that is a constant; merely a constant because  $V_C$  is nearly a constant.

Therefore, the integral is simply that constant multiplied by  $t_1$ , so that is what this term says. What about  $i_c$  in the discharging phase that current? Let us find the voltage drop across  $R_2$  in the discharging phase and that will give us the current that  $V_R$  looking for. So, let us see what this node voltage is: first this is minus  $V_m$  and the capacitor is discharging, so minus  $V_m$  minus  $V_c$  so this node is at minus  $V_m$  minus  $V_c$ . So, the voltage drop between these two nodes is  $0$  minus minus  $V_m$  minus  $V_c$  that is this entire voltage drop here and from that we need to subtract the voltage drop across the diode  $D_2$  which is  $V_{on}$ .

So that is what we have done over here. So, that gives us the voltage drop across  $R_2$  and that divided by  $R_2$  will give us the correct. Now it is a simple matter of solving this equation for  $V_c$ . Let us take  $V_c$  on one side and we get  $t_1$  by  $R_1$  plus  $t_2$  by  $R_2$  times  $V_c$  here and everything else on the other side. And that gives us the value of  $V_c$ . And for this example with the numbers given here  $V_c$  turns out to be minus 1.86 volts. And of course, it agrees well with our simulation results. Once we know  $V_c$  we know  $V_o$  as well because  $V_o$  is simply  $V_i$  minus  $V_c$ . So,  $V_o$  is going to be  $V_i$  minus minus 1.86 volts, so  $V_i$  plus 1.86 volts. So, that is a positive shift of  $V_i$ . So, this is our  $V_i$  w right looper and  $V_o$  is the same as  $V_i$  except for a positive shift of 1.86 volts.

In summary we have seen how a voltage doubler works. They have also considered an interesting diode circuit which could be analyzed using the concepts involved in the clamper and peak detector circuits. In the next class we will see how diodes can be used in rectification; that is convergence of an AC voltage to a DC voltage; until then goodbye.