Information Security - 5 - Secure Systems Engineering Professor Chester Rebeiro Indian Institute of Technology, Madras 'Demo- Cache-timing based Covert Channel - Part 2'

(Refer Slide Time: 0:16)



| emmat | - V • | •• •• | | |
|----------|---|-------|----------|-----|
| 🚬 😣 🗐 am | bika@madhava: /scratch/ambika/courses/SSE/covert_channel/proto1 | | | |
| 9 | // time an access to the BE cache set | | | |
| | <pre>start = rdtsc();</pre> | | | |
| | <pre>*(unsigned int*)BE_0 = i;</pre> | | | |
| | <pre>*(unsigned int*)BE_1 = i+1;</pre> | | | |
| | <pre>*(unsigned int*)BE_2 = i+2;</pre> | | | |
| | <pre>*(unsigned int*)BE_3 = i+3;</pre> | | | |
| | <pre>*(unsigned int*)BE_4 = i+4;</pre> | | | |
| 7.7 | <pre>*(unsigned int*)BE_5 = i+5;</pre> | | | |
| | <pre>*(unsigned int*)BE_6 = i+6;</pre> | | | |
| | <pre>*(unsigned int*)BE_7 = i+7;</pre> | | | |
| | <pre>end = rdtsc();</pre> | | | |
| 4 | <pre>if(end - start <= THRESHOLD) BE_freq[(end - start)]++;</pre> | | | |
| B | | | | |
| - | // time an access to the AU cache set | | | |
| | start = rotsc(); | | | |
| | <pre>(unsigned int*)A0_0 = 1;</pre> | | | |
| | <pre>(unsigned int*)A0_1 = 1*1;</pre> | | | |
| | $(unsigned int^)AO_2 = 1+2;$ | | | |
| | <pre>^(unsigned int^)AU_3 = 1+3;</pre> | | | |
| | <pre>(unsigned int*)AU_4 = 1+4;</pre> | | | |
| | <pre>(unsigned int*)A0_5 = 1+5;</pre> | | | |
| | <pre>(unsigned int*)AU_6 = 1+6;</pre> | | | |
| | <pre>*(unsigned int*)AU_/ = 1+7;</pre> | | | |
| | end = ratsc(); | | | |
| | <pre>if(end - start <= THRESHOLD) A0_freq[(end - start)]++;</pre> | | | |
| | // time an access to the AO cache set | | | |
| | start = rdtsc(): | | | |
| | *(unsigned int*)A1 0 = i: | | | |
| | *(unsigned int*)A1 1 = i+1: | | | |
| | *(unsigned int*)A1 2 = $i+2$: | | | |
| | *(unsigned int*)A1 3 = $i+3$: | | Dr. | |
| | *(unsigned int*)A1 4 = $i+4$: | | | |
| | | | 225,4-25 | 74% |
| | the second se | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |





Okay, so let us now look at the receiver part of the code, so as we see the receiver part is very similar to that of the centre, we still have these memory accesses which are done but the major difference here is that the block of memory accesses is actually timed, so the timing is done by the function call rdtsc, so this rdtsc function returns what is known as the time stamp prior to actually executing these instructions we measure the timestamp and also at the end of these instruction executions.

Therefore the end minus start would give you the time taken to execute these instructions, rdtsc function are received over here uses something known as the rdtsc instruction which is supported by all Intel platforms or Intel processors. So this instruction essentially reads a timestamp counter, so all Intel machines maintain a counter, it is a 128 bit counter which starts at 0 at the time of reset and implements at every clock pulse, so the rdtsc instruction then reads the timestamp counter at that particular incident. So we have 2 versions of this rdtsc function other one is for 32-bit and the other is for 64-bit and if you are using trying to actually replicated this particular cover channel on your own machine, you could suitably enable one of these 2 functions.

(Refer Slide Time: 2:01)

| 0 | <pre>int counter = -1;</pre> | | | |
|-----------------------|--|------|--------|-----|
| | while(1) | | | |
| | (| | | |
| | <pre>memset(A0 freq, 0, sizeof(A0 freq));</pre> | | | |
| | <pre>memset(A1_freq, 0, sizeof(A1_freq));</pre> | | | |
| | <pre>memset(B0_freq, 0, sizeof(B0_freq));</pre> | | | |
| 100 | <pre>memset(BE_freq, 0, sizeof(BE_freq));</pre> | | | |
| 11 | | | | |
| | <pre>int a0_max=0 , a1_max=0;</pre> | | | |
| | <pre>int bo_max=0 , be_max=0;</pre> | | | |
| 2 | | | | |
| | | | | |
| 1222 | TOr(1=0; 1 < TIME_PERIOD; 1++) | | | |
| | 1 | | | |
| | asm volatile (""): | | | |
| | // time an access to the BO cache set | | | |
| | start = rdtsc(): | | | |
| | *(unsigned int*)BO 0 = i: | | | |
| >_ < | *(unsigned int*)BO 1 = i+1: | | | |
| | (unsigned int)BO 2 = i+2: | | | |
| | <pre>*(unsigned int*)BO_3 = i+3;</pre> | | | |
| | *(unsigned int*)BO_4 = i+4; | | | |
| and the second second | *(unsigned int*)BO_5 = i+5; | | | |
| 1000 | *(unsigned int*)BO_6 = i+6; | | | |
| No. | <pre>*(unsigned int*)B0_7 = i+7;</pre> | | | |
| | end = rdtsc(); | | | |
| | <pre>if(end - start <= THRESHOLD) B0_freq[(end - start)]++;</pre> | | | |
| | <pre>// time an access to the BE cache set</pre> | | | |
| | <pre>start = rdtsc();</pre> | | | |
| | *(unsigned int*)BE_0 = i; | | | |
| | <pre>*(unsigned int*)BE_1 = i+1;</pre> | | | |
| | <pre>*(unsigned int*)BE_2 = i+2;</pre> | | | |
| | <pre>*(unsigned int*)BE_3 = i+3;</pre> | | | |
| | | 187, | ,24-45 | 61% |



}
/* extract the bit sent (either 0 or 1) */
a_bit = (a1_max > a0_max)? 1: 0;
/* print it out */



So that being said the next thing we actually look at is there is something known as a threshold which is also defined, so the end minus start gives you the time required to execute these 8 instructions and we see that the time recorded for this set of instructions may be extremely noisy, the noise may come due to certain other aspects which are going on in the processor for example a page fault, interrupts and so on and these needs to be filtered out, so the threshold value should be selected on per processor basis or per system basis and it does not very accurate.

In this code we have hash design the threshold to a value of 1750, so this value should be good enough to filter out most of the noise due to interrupts and other aspects like context and so on but yet the big large enough to permit or to be able to distinguish between cache hits and cache misses, so for any of these timing which is less than the threshold we maintain something known as a frequency distribution table and identify how often a particular time is observed. So at the end of this particular iteration that is the time period and recollect that the time period is set to 2 power 24, we use these frequency distribution table to identify whether a cache hit or cache miss is observed.

Now a cache miss would imply that the sender has actually sent something through that particular port, so it would mean that the sender has actually loaded something in that corresponding set and therefore has evicted the receiver data from that set and therefore when the receiver is actually accessing through that set it would result in a cache miss and memory access would require to go to a lower level cache like the L2 LLC or the DRAM to complete the memory access.

So this would typically take longer which we have timed and this timing would actually show up in the frequency distribution, so in this way observing the various frequency distribution for the various sets 10, 20, 30 and 40 the receiver would be able to (())(4:32) whatever has been transmitted by the sender, so it would then be able to identify 0s and 1s it would be able to identify whether it was odd bit or even bit that the sender had actually transmitted.

So in this way what we have seen is 2 independent processes a sender and a receiver being able to communicate with each other through this cover channel this very indirect channel and being able to break all the security that is achieved by this underlined platform, such cover channels may not be restricted only to cache but other aspects or other processor and system level features such as in the file system page falls another things like key strokes and so on may be also used as a source of cover channel.