

Foundations to Computer System Design
Professor V. Kamakoti
Department of Computer Science and Engineering
Indian Institute of Technology Madras
Module 1.5
Hierarchical Design and Verification

(Refer Slide Time: 0:24)

Module 1.5


- 1] Hierarchical Design
- 2] Using the Scripts for Verification

A NAND gate with input A and output \bar{A} is shown, followed by a NOT gate with input A and output \bar{A} . A red arrow points from the NAND gate to the NOT gate.

Module 1.5: Hierarchical Design and Verification
PROF. V. KAMAKOTI
IIT Madras


Welcome to module 1.5 and in this module we will basically look at hierarchical design also using the scripts for verification. What we mean by hierarchical design is that, note that as I mentioned in the earlier part of this module that we will be building the entire computer using NAND gates, so NAND you can assume it is available as a library function, so NAND is available to you and you build everything on top of NAND, so using NAND you built a NOT gate, using NOT you built something else you can go on, so what we will demonstrate very quickly is how this hierarchical design can be carried out.

(Refer Slide Time: 1:05)



So let us go back to the project, project 1 so for every gate you see here or every design there is an HDL file, there is a test file and there is a compare file, so we will just take the HDL file and this is exactly what you get here and this is what you have to put here, so we have to basically build a NOT gate using NAND gate and we have already seen here that NAND a NOT is nothing but NOT be realised by a NAND by giving the same input to both the inputs lines of the NAND gate, so this is how you realize an inverter using a NAND gate, so now let us go and do this here.

(Refer Slide Time: 2:14)



(Refer Slide Time: 4:09)

Module 1.5

- 1) Hierarchical Design
- 2) Using the Scripts for Verification

Diagram showing a 3-bit bus with inputs $a[0]$, $a[1]$, $a[2]$ and outputs $b[0]$, $b[1]$, $b[2]$. Below it, a logic diagram shows an AND gate with input A and output \bar{A} , and an inverter with input A and output \bar{A} .

```
File Edit Format View Help
***
**
* 16-bit Not:
* for i=0..15: out[i] = not in[i]
*/
CHIP Not3 {
  IN in[3];
  OUT out[3];

  // Put your code here:
  PARTS:
    Not(in=in[0],out=out[0]);
    Not(in=in[1],out=out[1]);
    Not(in=in[2],out=out[2]);
}
```

Not3 is nothing but I have 3 inputs a_0 , a_1 and a_2 and I need 3 outputs b_0 , b_1 and b_2 , so I need 3 outputs a_0 , a_1 , a_2 , b_0 , b_1 , b_2 and it basically has to invert a_0 should invert to b_0 , a_1 should invert to b_1 and a_2 should invert to b_2 , so this is what we need to achieve, so let us go and do this from scratch, so let us just take this not 16, so let us copy this and again. So let us open this not 16. Let me save this as not 3, right? So the name of the file should be the name of the chip otherwise this simulator will not work.


Please note that the name of the file is not 3 should be the name of the chip, so this is not 3, now the 3 wires that we are talking about in 3 and out 3, right? And what we need is now we want to basically invert... out i should be in i bar, so you we use not, not in is equal to in 0, out equal to out 0. Similarly we can do the remaining (())(5:57) okay so I can basically see

that not of in equal to in 1 and out equal to out 1, in equal to in 2 out equal to out 2. So I am using this not and how did I build this not? This not was built using NAND gate, so essentially now I have built 3 not gates which internally each not gate is realised using NAND gate, so that is the hierarchy, so I built one not and use this again and again and again to build another larger circuit, right? So this is the basic hierarchical design.

(Refer Slide Time: 7:04)


The screenshot shows a video lecture interface. On the left, a logic simulator window titled 'File View Run Help' is open. It contains several panels: 'Chip No.' with a dropdown menu, 'Outputs' and 'Inputs' tables, and a 'Bus' section. The 'Outputs' table has two columns: 'Name' and 'Value'. The 'Inputs' table has two columns: 'Name' and 'Value'. The 'Bus' section has a 'Name' and 'Value' column. The background of the video features the logo of Anna University, Chennai, with the text 'TECHNOLOGY MADRAS' and 'INDIA' around a central emblem. The NPTEL logo is in the top right corner. At the bottom, the text 'Module 1.5: Hierarchical Design and Verification' and 'PROF. V. KAMAROTTI' is visible. A speaker is shown in the bottom right corner, wearing glasses and a light-colored shirt.

This screenshot is identical to the one above, showing the same logic simulator window, Anna University logo, NPTEL logo, and speaker. The only difference is the speaker's head is slightly more visible in the bottom right corner.




So in your project as we see here as we go in your project, so you have all these gates like XOR, so first you have to fill up you have NAND gate, using NAND gate you can make not and you can make XOR, you can make OR and from there, so we have other things like and, so all these basic gates and use this NAND gates to make n6 which will be 16 NAND gates not 16 to be 16 not gates etcetera, so you built one over top of the other and the basic thing that is available to you is only NAND and using NAND we have to do all this, so this is one thing that we learn what we call as the hierarchical design.

(Refer Slide Time: 9:18)



So this maps on to what we call in software engineering subject oriented design, so where we have lot of small objects the NAND is an object and using this NAND we built a NOT, in that NOT what have we done? We have used a NAND rather we are instantiated a NAND. NAND



Let us go and very quickly see that for example let us say XOR. so we will take this and now let us take the XOR gate that we build long back, we have this XOR gate, so how was the XOR gate built? We did it in the previous time? It was built using 4 NAND gates. Now we want to verify whether this is correct or not, so essentially we load something call a script and when we click on this there is a script, we click on this button I will again do that, I will click on this button this is load script, I will load this XOR scripts, so what will this XOR scripts do? Load XOR.hdl it will load this file for you even if you have not loaded the chip it will automatically load it for you. It now says that the output file is xor.out.

So whatever output I am going to generate will be xor.out which go to this xor.out and then it has manually created xor.compare to which this out and compare will be compared and if there is any success or failure it will be noted and then there is an output list. We will just mention about this output list very shortly and what we do here? The input to this xor are a and b so we give a and b 00, 01, 10, 11 and after every combination and we say eval means it will evaluate that chip and output and how it will output? It will output according to this output list and to which while will it output? To the output file xor.out, so this is how this whole thing and the only thing that is pending is, what is this output list?

We will just tell within a fraction of time, so let us now run the script. When I run the script it says end of script comparison ended successfully that means whatever was there in your output file and the compare file both of them matched. You can also go and see here in this view you can see what was your output? So we had 4 outputs one after another after another, so what are the output generated? It generated 00, 01, 10, 11 and these are the things and this compare file is already given to you and that also looks exactly 00, 01, 10, 11 and what you

Module 1.3: Hierarchical Design and Verification

PROF. V. KAMAROTTI
MIT Professor

Module 1.3: Hierarchical Design and Verification

PROF. V. KAMAROTTI
MIT Professor

So when you go to this project. All the projects that you will be doing as a part of this course you will have hdl file, you will have a compared file and you will have a tst file, so the hdl file is where you have coded the compare file is what already is generated and the tst file is also a script file were already generated which will test your design to certify whether it is working correctly or not, so these 3 are the 3 files that you will have for everything like for example r16 you have test file, you have hdl file, you have compare file.

Similarly r8 you have test file, hdl file, compare file, Or you have test file, hdl file, compare file and so on. So once you execute the design the out file will be generated for example after you finish OR now we have finish XOR that xor.out was generated. So now this xor.out is same as xor.compare that is what your script has shown. So this is how you can run a script and verify whether your design is working correctly or not. Thank you.