## Computer Organization and Architecture Prof. V. Kamakoti Department of Computer Science and Engineering Indian Institute of Technology, Madras

# Lecture - 31 Paging, Cache

So, just very quickly; so all of you know how paging is enabled.


Student: (Refer Time: 00:24).

Right, and then what are the precautions to be taken before enabling paging, I thought in the class.

Student: (Refer Time: 00:38).

The page that enables paging should be identically mapped, then only the next instruction to be executed.

(Refer Slide Time: 00:46)



So, there is a page a000 to afff: three f's. And then starting from b000 there are this bfff, c000 to cfff. So, these three are pages in the. So, let me call it as data page 1, data page 2. Then there is something from d000 to dfff, then e000 to some efff, then f000 to ffff. So, where are the page tables you have stated? Page table is from f000 to ffff and e000 to efff

is the page directive. And this is what you call as something like a control page which has earlier segmentation and other things.

So, this page should be identically mapped, this page also, this page also, this page also, this one, and this one, all are identically mapped. Then every other page the odd page should be mapped onto this one b000 to c000 and the bfff and even page should be mapped on to cfff. That is how you set up your page directory and one page. So, let us say this is one general thing that you can, then things like you can access a very big address but see that it is going to access only a somewhere in b000 or c000. Then jump to a very large off set, but it will jump to the next instruction. Things like that you can tr. And once you do this, you will also see some changes in the page table. That page is accessed, that page became dirty, all these things you can do.

The next interesting thing is you actually make one page not available and try to access that address, see that it goes to a page fault handler. And what will the page fault handler do? It will go and fetch the page do lot of things that we will not do that operating system will teach you. The page fault handler can just go and make that bit 1 and restart that instruction so that again you can restart and start executing that again.

So, you can create a page fault and make that page 1 and then come back. So, these are all simple exercise that you can basically carry over and get an idea of how this paging works very very simple exercises. You apply your mind half an hour you can finish this not a great deal at. And the interesting thing after that there is set of problems that we have been cooking right, so every semester we are getting some new set of problems. So, those problems what we says you can once you have this infrastructure solving these problems are going to be very straight forward, correct.

So, this is what is needed out of you, very very simple. You get these basic building blocks get an understanding of a then whatever problem is uploaded in the model just go and do that. And that is going to very straight forward. See I am telling you while doing this you will understand entire thing about paging; tomorrow the operating system goes they talk about anything about paging you will understand what it is. How will the page fault handler work, how will this exception will generated, all these things will be known.

So, you have to write a page fault handler. What will the page fault handler do? It should find out where which page there is a fault and then it has to go and make that one. So, when a page fault happens there are some control register actually updated saying where that page fault which page, you can get some ideas.

Just go and look at this Intel manual 3.


(Refer Slide Time: 04:36)

1		vol3.pdf (SECURED)	- Adobe Acrobat Pro									T			- 0
File Edit View Window Help		12					_	_	_	_	_			_	Customize •
		La									_			Tools	Sign Comme
Bookmarks @ P		page directory <sup>1</sup>			lg	nor	ed			P C D	PW T	lg	Inore		CR3
This Manual This Manual Chapter 2 System Architecture Overview	Bits 31:22 of address of 4MB page frame	Reserved (must be 0)	Bits 39:32 of address <sup>2</sup>	P A T	Ignored	G	1	D	A	P C D	PW T	U / S	R / W	1	PDE: 4MB page
Chapter 3 Protected-Mode Memory Management B Chapter 4 Paging	Address of page table Ignore						٥	l g n	A	P C D	PW T	U / S	R / W	1	PDE: page table
<ul> <li>A1 Paging Modes and Control Bits</li> <li>A2 Hierarchical Paging</li> </ul>	Ignored								٥	PDE: not present					
Structures: an Overview 4.3 32-Bit Paging 8. 4.4 PAE Paging 4.5 IA-32e Paging	Address of 4	4KB page frame			Ignored	G	P A T	D	A	P C D	PW T	U / S	R / W	1	PTE: 4KB page
<ul> <li>P 4.6 Access Rights</li> <li>A 7 Page-Fault Exceptions</li> <li>A 8 Accessed and</li> </ul>		)	gnored											٥	PTE: not present
Dirity Flags @ 4.9 Paging and Memory Typing I ranisation Information Information # 4.11 Interactions with Virau-Machine Estrations (MKK) # 2.12 Using Paging for Viraul	Figure 4-4. NOTES: 1. CR3 has 64 bits on processors sup 2. This example illustrates a process positions 20:13 of a PDE mapping	or in which MAXPHY	architecture. Th ADDR is 36. If th	nese	bits are igr	ore	d wi	th 3	2-bi	t pa	iging	<b>)</b> .	bits	s res	erved in
															1 - N 12 6 140

You will get all this ideas. So, you have to find out where went wrong and go and make that bit one and then restart it will work. So, in terms of this please look at; see in a page directory entry right the first bit is a valid bit. If we have 1 that means, all these things make sense, if you have 0 nothing means sense. So, this is a page directory entry and this is a page table entry. So, you could also have 4 MB pages. In large data bases they will, now we are starting of 4 KB. We can have the page size to be 4 MB also. So, we will not bother about 4 MB here, we will just do 4 KB because that is trying to understand.

So, these two whatever page this is 114 page number of this volume 3 essentially talks about how the page directory entry looks like, and this also tells you how the page table entry will. So, this is what is pointed to by sorry; CR 3.

### (Refer Slide Time: 05:37)



This is what the pointed to by CR 3: the start of this page directory and this will point though this. So, every page table its address will be there in the PDA entry. When the first bit is 1 as you see here I am just rotating here, when the first when the first bit is 1 then it essentially means that this entry is valid otherwise it is invalid. And what are these things let us go one by one, very quickly read slash write what is R slash W.

(Refer Slide Time: 06:19)

ile Edit View Window Help		e 🕫 🖟 🕼 😭	Customize •
	200%		Tools Sign Comme
Bookmarks (C) D D D D D D D D D D D D D D D D D D D		Table 4-4. Format of a 32-Bit Page-Directory Entry that Maps a 4	PAGING - <b>MByte Page</b>
Cherney     Chapter 3     Protected-Mode     Memory     Management	Bit Position(s)	Contents	
Chapter 4 Paging  A1 Paging	0 (P)	Present; must be 1 to map a 4-MByte page	
Modes and Control Bits 42 Hierarchical	1 (R/W)	Read/write; if 0, writes may not be allowed to the 4-MByte page referenced by the	nis entry (see Section 4.6)
Paging Structures: an Overview P 4.3 32-Bit Paging	2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 4-MByte page ref 4.6)	ferenced by this entry (see Section
<ul> <li> <sup>1</sup> <sup>1</sup> <sup>1</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>5</sup> <sup>1</sup> <sup>1</sup> <sup>1</sup> <sup>6</sup> <sup>1</sup> <sup>1</sup></li></ul>	3 (PWT)	Page-level write-through; indirectly determines the memory type used to access this entry (see Section 4.9)	the 4-MByte page referenced by
4.7 Page-Fault Exceptions     4.8 Accessed and Dirty Flags	4 (PCD)	Page-level cache disable; indirectly determines the memory type used to access t this entry (see Section 4.9)	he 4-MByte page referenced by
<ul> <li>If 4.9 Paging and Memory Typing</li> <li>If 4.10 Caching</li> </ul>	5 (A)	Accessed; indicates whether software has accessed the 4-MByte page referenced	d by this entry (see Section 4.8)
Translation Information	6 (D)	Dirty; indicates whether software has written to the 4-MByte page referenced by	y this entry (see Section 4.8)
4.11 Interactions with Virtual-Machine	7 (PS)	Page size; must be 1 (otherwise, this entry references a page table; see Table 4-5	5)
Extensions (VMX) # 4.12 Using	8 (G)	Global; if CR4.PGE = 1, determines whether the translation is global (see Section 4	4.10): ignored otherwise

Read write means, the first bit is 0th bit which is called bit 0 is the present bit. So, first bit is read write, if 0 means writes are not allowed, 1 means write will be. Anyway a page

can be read for sure, but I may not allow you to write. So, for example, where do you want in the absence of segmentation, suppose I have an architecture where there is no segmentation; where do you want no writes.

Student: Code Segment.


Code segment, correct; code segment I do not want to touch or I could have some parameters segments which I want to preserve, I do not want to program to come in corrupt it. So, if I make certain segments as read only then lot of security issue can be handled.

The second bit is user slash; if 0 means user mode access or not allowed otherwise it will be allowed. User mode means three supervisor means 0 1 and 2 right, or 0 is supervisor 1 2 and 3 are user I do not know, you just check Section 4.6, we will go there but no, there is little it will takes time to back. And Section 4.6 I will tell you: I think user is 1 2 3 sorry; user is 3 and supervisor is 0 1 2 ok.

This page level cache, level write I will just check later. Just forget about 3 and 4 we will deal it when we do the cache. Fifth is access: after a loaded did I go and read or write into it that is this. Sixth is the our famous dirty bit. Now then there is something called 7; 7 is page size page size must be 1 otherwise this entry references a page table; forget this also you just make it 1.

I will we will discuss about that later.

# (Refer Slide Time: 08:20)



Eight is global: if CR4 dot PG is 1 determines whether the translation is global otherwise ignore, this is also you ignore as because we are not going for 4 MB pages. And there are some 9 10 11 3 bits which is ignored, which you can use. Then there is page address translation again you can forget this bit m minus 20 30 32 of physical address of 4 megabit, so I forget that. So, these are the bits you should know for sure; in this page directory entry and page table entry fine.

So, you set up this page table and start working on it, this is you see this.

(Refer Slide Time: 09:21)

🔁 Create = 🛛 🙆 📄 🚇		© ♡ ₽ 6 6 6 2 Cutom - H E B Tools Sign	1.0
Bookmarks ()		Table 4-5. Format of a 32-Bit Page-Directory Entry that References a Page Table	
B C Chapter 1 About This Manual Chapter 2 System Architecture	Bit Position(s)	Contents	
Overview	0 (P)	Present; must be 1 to reference a page table	
Memory Management	1 (R/W)	Read/write; if 0, writes may not be allowed to the 4-MByte region controlled by this entry (see Section 4.6)	
P 4.1 Paging     Modes and     Control Bits     P 4.2 Hierarchical	2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 4-MByte region controlled by this entry (see Set 4.6)	tion
Paging Structures: an Overview	3 (PWT)	Page-level write-through; indirectly determines the memory type used to access the page table referenced by t entry (see Section 4.9)	his
<ul> <li>P 4.4 PAE Paging</li> <li>P 4.5 IA-32e Paging</li> <li>P 4.6 Access Rights</li> </ul>	4 (PCD)	Page-level cache disable; indirectly determines the memory type used to access the page table referenced by th entry (see Section 4.9)	nis
4.7 Page-Fault Exceptions	5 (A)	Accessed; indicates whether this entry has been used for linear-address translation (see Section 4.8)	
4.8 Accessed and Dirty Flags 9 19 4.9 Paging and	6	Ignored	
Memory Typing # 4.10 Caching Translation	7 (PS)	If CR4.PSE = 1, must be 0 (otherwise, this entry maps a 4-MByte page; see Table 4-4); otherwise, ignored	
Information © 12 4.11 Interactions	11:8	Ignored 👳	
with Virtual-Machine Extensions (VMX)	31:12	Physical address of 4-KByte aligned page table referenced by this entry	

This is what you see, table 4.5 is what you should see for 32 bit what are your use, that was I think that was for a 64 bit right that is a 4 megabit. So, we are doing four kilobit page sorry this is for you should know. And this is for a 32 bit entry. So, there are lots more of these paging things that will come under advanced computer architecture, because we need to know lot more about operating system to appreciate things.

So, we will stop at this stage to give you a blueprint operating system. Once you start studying operating system there you may need so many other things, you come back to argue and learn lot of this. There is no point in learning so much of Intel also; Intel is not our cousin or something. So, we will learn something about thing to just understand what is how paging works foundation we need, we will not focus too much on Intel the other processors.

As I told you 99 percent of the computing device in the same now uses on. So, Intel is only 1 percent because all computing devices are mobile devices today. So, we will not basically break our head so much. But nevertheless we should understand how it works and this is a very nice system, but nevertheless you should really want to bring their secure system I still believe, why I am still teaching this because down the line if I really want to build up for a security then it is very very important that we; I think Intel will succeed that. This level of double security, three tire security; you have a security at segmentation, security at paging and then four levels that and then I have LDT GDT type of security, then from that then paging.

So, see dead codes: what are dead codes? Dead codes are those which you cannot actually when you execute the program right you can never get that part of the code to execute. These are all potential you know worms or whatever malicious code, because in some specific input pattern that fellow will start execute. So, we are really do not know by just looking at a program or by even executing a program we cannot do a security analysis, where there could be some even function of the code and some combinations of the hidden part of the code, some composition like function one then calls function two then function three then the behavior will be different. We call function one then function three and then function two the behavior will be different. It is like it composited in different way and you get different behaviors. So, these are some very interesting things that would happen. So security wise, I think this level three level of protection will be estimated. And then there is I do not know what you will be learning in operating system right. One of the important concept that we need to learn is about capability based operating system. What is a capability based operating system? A capability based operating system is one where for every object in an operating systems you have certain access rights, and its relation with every other object is very well defined.

For example, processors and objects; I take one process say some demon- http demon right you know what an http demon right it, basically runs the http right. So, if I take the mail demon also http demon have some access. So, there are several access resources and I have CPU, and I have memory, I have peripherals, I have ports, I have net cards, there are several things. And then within part of your system itself there are some specific parts of a code like file system management, process management etcetera.

So, this process what is this relation with ever other process, I need to have that values it should be very well defined. If it is not well defined then that is where the laps is starts. So, this fellow should not supposed to go; the http demon has demon is has not going to support go and touch some part of your super, why should it go and access your super block of your disk; there is something called super block you learn it up in OS course. Why should I go and access, right?

Suppose, I say cannot access that rule is simply implemented then your security of your operating system can be much more effective. But that type of capability based OS we are not in the position to build. But what I believe is that if you go as regress as Intel x 8 6 plus this we can build a really capability based device. Why do you enforce the policies and trust on the hardware gone and implement it.

So, I put this polices, I will put this rules, who will implement I am very happy if the hardware does this work wherein the software, because hardware is immune. I have designed the other account I change the transistor and software is put it. So, that is one reason why I still believe that x v 6 will we sort of the hardware when you want to start building those type of fancy or those type of really secured operating system. Doubts?

Student: Sir.

Yeah.

Student: Sir, (Refer Time: 15:20).


Linux uses x v 6, actually one brief question of Linux is even there 8000 of course which you can see. We ask to receive too many Linux code then you go mad x v 6 go and look at x v 6 is the whole thing.

(Refer Slide Time: 15:37)

C Secure https://pdos.csail.mit.edu/6.828/2012/xv6/htt		ά (
v6, a simple Unix-like teaching operating	system	
e lastest version of xv6 is at: x16	····	
troduction		
r6 is a teaching operating system developed in the summer of	006 for MIT's operating systems course, <u>6.828: Operating System Engineering</u> . We hope that xx6 will be useful in othe	courses too. This page collects resources to aid the use of xv6 in other courses, including a
annentary on the source code itself.		
istory and Background		
	t of 2002, one was created to teach operating systems engineering. In the course lectures, the class worked through <u>Sixth</u> los, for the latel xMs. Exposing undents to multiple systems-V6 and Jos-helped develop a sense of the spectrum of ope	
tails of two different architectures (the PDP-11 and the latel a 6 makes it more relevant to students' experience than V6 was	red the refer user of an obsolite 30-year-old operating system written in an obsolite programming language (pre K&R to 6) at the same time. By the summer 62 2006, we had decided to replace V6 with a new operang system, xx7 modeled on utilises the course around a single architecture Adding multiprocessor system (system Kathing courserver); bad g a new system allowed is to write cleaner versions of the assigner parts of V6, like the scheduler and file system. 6.123	on V6 but written in ANSI C and running on multiprocessor latel x86 machines. Xv6's use of the n with locks and threads (instead of using special-case solutions for uniprocessors such as
v6 sources and text		
ae latest xv6 source is available via		
t close git://github.com/wit-pdos/wv6-public.git		
e also distribute the sources as a printed booklet with line mu	ters that keep everyone together during lectures. The booklet is available as <u>wife-sev?.pdf</u> . To get the version correspond	ing to this booklet, run
t checkout -b xv6-rev7 xv6-rev7	R.8	
er xv6 source code is licensed under the traditional <u>MIT licen</u> this book refer to the above source booklet.	: see the LICENSE file in the source distribution. To help students read through xv6 and learn about the main ideas in o	perating systems we also distribute a <u>textbook/commentary</u> for the latest xv6. The line numbers
6 compiles using the GNU C compiler, targeted at the x86 us e QEMU emulator. Both the GCC cross compiler and QEMU	g ELF binaries. On BSD and Lianx systems, you can use the native compilers. On OS X, which doesn't use ELF binari an be found on the <u>6.823 tools page</u>	s, you must use a cross-compiler. Xv6 does boot on real hardware, but typically we run it using
vő lecture material		
6.828, the lectures in the first half of the course cover the xv6 heahle page.	sources and text. The lectures in the second half consider advanced topics using research papers; for some, xv6 serves a	a useful base for making discussions concrete. The lecture notes are available from the $6828$
nix Version 6		
828's xv6 is inspired by Unix V6 and by:		

So, there is database you can open it on see beautifully they have done.

(Refer Slide Time: 15:46)



So, this is very well written index code, you will have first 10 pages of 12 pages is. See lot of empty spaces and here it starts: that memory layout. Can you see LGDT?

<b>99</b> )		
0503 asm volatile("cld; rep stosl" :	0553 asm volatile("movw %0, %%qs" : : "r" (v));	
0504 "=D" (addr), "=c" (cnt) :	0554 }	
0505 "O" (addr), "1" (cnt), "a" (data) :	0555	
0506 "memory", "cc");	0556 static inline void	
0507 }	0557 cli(void)	
0508	0558 {	
0509 struct sequesc;	0559 asm volatile("cli");	
0510	0560 }	
0511 static inline void	0561	
0512 lgdt(struct segdesc *p, int size)	0562 static inline void	
0513 {	0563 sti(void)	
0514 volatile ushort pd[3];	0564 {	
0515	<pre>0565 asm volatile("sti");</pre>	
0516 pd[0] = size-1;	0566 }	
0517 pd[1] = (uint)p;	0567	
0518 pd[2] = (uint)p >> 16;	0568 static inline uint	
0519	0569 xchg(volatile uint *addr, uint newval)	
0520 asm volatile("lgdt (30)" : : "r" (pd));	0570 {	
0521 }	0571 uint result;	
0522	0572	
0523 struct gatedesc;	0573 // The + in "+m" denotes a read-modify-write operand.	
0524	0574 asm volatile("lock; xchgl %0, %1" :	
0525 static inline void	0575 "+m" ("addr), "=a" (result) :	
0526 lidt(struct gatedesc *p, int size)	0576 "1" (newval) :	
0527 (	0577 "cc");	
0528 volatile ushort pd[3];	0578 return result;	
0529	0579 }	
0530 pd[0] = size-1;	0580	
0531 pd[1] = (uint)p;	0581 static inline uint	
<pre>0532 pd[2] = (uint)p &gt;&gt; 16;</pre>	0582 rcr2(void)	
0533	0583 {	
<pre>0534 asm volatile("lidt (%0)" : : "r" (pd));</pre>	0584 uint val;	
0535 }	<pre>0585 asm volatile("movl %%cr2,%0" : "=r" (val));</pre>	
0536	0586 return val;	
0537 static inline void	0587 }	
0538 ltr(ushort sel)	0588	
0539 (	0589 static inline void	
<pre>0540 asm volatile("ltr %0" : : "r" (sel));</pre>	0590 lcr3(uint val)	
0541 }	0591 {	
hardwood A		
menu pu		

(Refer Slide Time: 16:13)

So, LGDT, so a s system is assembling so they are using LGDT. LIDT, LTR road task resistor, clear interrupt, STI move instructions, GS register all these things. That means, what Linux uses lot of your assembly instruction, I am just proving. Just do not think that just delete see CR 3 everything is.

(Refer Slide Time: 16:53)

C Scoue https://pdos.csak.mit.edu/6.628/2016/w6/w6-ev/2.pdf		Q #
Sep 2 15:21 2016 xv6/mmu.h Page 3	Sep 2 15:21 2016 xv6/mmu.h Page 4	
0800 #ifndefASSEMBLER 0801 // Segment Descriptor	0850 #define STS_IG32 0xE // 32-bit Interrupt Gate 0851 #define STS_IG32 0xF // 32-bit Trap Gate	
0802 struct segdesc {	0852 WORTH STS_TG32 OXF // 32-DTT Trap Gate	
0803 uint lim_15_0 : 16; // Low bits of segment limit	0853 // A virtual address 'la' has a three-part structure as follows:	
0804 uint base_15_0 : 16; // Low bits of segment base address	0854 //	
0805 uint base_23_16 : 8: // Middle bits of segment base address	0855 // +10	
0806 uint type : 4; // Segment type (see STS_ constants)	0856 //   Page Directory   Page Table   Offset within Page	
0807 uint s : 1: // 0 = system, 1 = application	0857 // Index Index	
0808 uint dp] : 2: // Descriptor Privilege Level	0858 // ++	
0809 uint p : 1; // Present	0859 // \ PDX(va)/ \ PTX(va)/	
0810 uint lim_19_16 : 4; // High bits of segment limit	0860	
0811 uint avl : 1; // Unused (available for software use)	0861 // page directory index	
O812 uint rsv1 : 1; // Reserved	0862 #define PDX(va) (((uint)(va) >> PDXSHIFT) & 0x3FF)	
0813 uint db : 1; // 0 = 16-bit segment, 1 = 32-bit segment	0863	
0814 uint g : 1; // Granularity: limit scaled by 4K when set	0864 // page table index	
0815 uint base_31_24 : 8; // High bits of segment base address	0865 #define PTX(va) (((uint)(va) >> PTXSHIFT) & 0x3FF)	
0816 };	0866	
0817 0818 // Normal segment	<pre>0867 // construct virtual address from indexes and offset 0868 #define PGADOR(d, t, o) ((uint)((d) &lt;&lt; PDXSHIFT   (t) &lt;&lt; PTXSHIFT   (o)))</pre>	
0819 #define SEG(type, base, lim, dpl) (struct segdesc) \	0869	
0820 { ((lim) >> 12) & 0xffff, (uint)(base) & 0xffff,	0870 // Page directory and page table constants.	
0821 ((uint)(base) >> 16) & 0xff, type, 1, dpl, 1,	0871 #define NPDENTRIES 1024 // # directory entries per page directory	
0822 (uint)(lim) >> 28, 0, 0, 1, 1, (uint)(base) >> 24 }	0872 #define NPTENTRIES 1024 // # PTEs per page table	
0823 #define SEG16(type, base, lim, dpl) (struct seqdesc) \	0873 #define PGSIZE 4096 // bytes mapped by a page	
0824 { (lim) & 0xffff, (uint)(base) & 0xffff, \	0874	
0825 ((uint)(base) >> 16) & 0xff, type, 1, dp], 1,	0875 #define PGSHIFT 12 // log2(PGSIZE)	
0826 (uint)(lim) >> 16, 0, 0, 1, 0, (uint)(base) >> 24 }	0876 #define PTXSHIFT 12 // offset of PTX in a linear address	
0827 #endif	0877 #define PDXSHIFT 22 // offset of PDX in a linear address	
0828	0878	
0829 #define DPL_USER 0x3 // User DPL	0879 #define PCROUNDUP(sz) (((sz)+PCSIZE-1) & ~(PCSIZE-1))	
0830	0880 #define PGROUNDOOWN(a) (((a)) & ~(PCSIZE-1))	
OB31 // Application segment type bits	0881	
0832 #define STA_X 0x8 // Executable segment	0882 // Page table/directory entry flags.	
OB33 #define STA_E 0x4 // Expand down (non-executable segments)	0883 #define PTE_P 0x001 // Present	
0834 #define STA_C 0x4 // Conforming code segment (executable only)	0884 #define PTE_N 0x002 // Writeable	
tanium-architectu		Sho

So, if you want actually learn see this. See this is segment descriptor limit, waves, base then type and somewhere so limit 19 to 60 this is your segmentation. These are all completely used. So, if you can actually go through this. Now it is all go to, this is your context of your process task state. So, see you have entries for all your registers right eax, ecx, ede, vx and then your csss ds; I told you right CR 3 that is the entry fist you are also see in your task state. So, for every task [FL], so for every task you can have your page directory base. I told you in the morning right. So, this is that. So, this is context of your process and it goes on.

So, the entire course, this is the first line of code boot asm dot s. So, the first two will be some entry here, so it goes.

(Refer Slide Time: 19:02)

e (magel)	19 / 100	¢ ±
Sep 2 15:21 2016 xv6/entry.S Page 1	Sep 2 15:21 2016 xv6/entry.S Page 2	
1100 # The xv6 kernel starts executing in this file. This file is linked with	1150 mov1 \$(V2P_W0(entrypgdir)), %eax	
1101 # the kernel C code, so it can refer to kernel symbols such as main().	1151 movl %eax, %cr3	
1102 # The boot block (bootasm.S and bootmain.c) jumps to entry below.	1152 # Turn on paging.	
1103	1153 mov1 %cr0, %eax	
1104 # Multiboot header, for multiboot boot loaders like GNU Grub.	1154 or 3 (CR0_PG CR0_WP), %eax	
<pre>1105 # http://www.gnu.org/software/grub/manual/multiboot/multiboot.html</pre>	1155 movl %eax, %cr0	
1106 #	1156	
1107 # Using GRUB 2, you can boot xv6 from a file stored in a	1157 # Set up the stack pointer.	
1108 # Linux file system by copying kernel or kernelmenfs to /boot	<pre>1158 movl \$(stack + KSTACKSIZE), %esp</pre>	
1109 # and then adding this menu entry:	1159	
1110 #	1160 # Jump to main(), and switch to executing at	
1111 # menuentry "xv6" {	1161 # high addresses. The indirect call is needed because	
1112 # insmod ext2	1162 # the assembler produces a PC-relative instruction	
1113 # set root='(hd0,msdos1)'	1163 # for a direct jump.	
1114 # set kernel='/boot/kernel'	1164 mov Smain, %eax	
1115 # echo "Loading \${kernel}"	1165 jmp *%eax	
<pre>1116 # multiboot \${kernel} \${kernel}</pre>	1166	
1117 # boot 1118 # )	1167 .com stack, KSTACKSIZE 1168	
1118 # )	1100	
1119 1120 #include "asm.h"	1109	
1120 #include "memlayout.h"	1170	
1122 #include "mu.h"	1172	
1122 #include "main"	1172	
1125 which de paranti	1174	
1125 # Multiboot header. Data to direct multiboot loader.	1175	
1126 .p2align 2	1176	
1127 .text	1177	
1128 .globl multiboot_header	1178	
1129 multiboot header:	1179	
1130 #define magic 0x1badb002	1180	
1131 #define flags 0	1181	
1132 Jong magic	1182	
1133 .long flags	1183	
1134 .long (-magic-flags)	1184	
the start st	****	

So, this is how you enable paging here see: movl cr 0 eax or I mov as eax cr 0 right. So, this is the point where you are enabling paging, turn on paging. So, whatever you did now operating system also does. So, I am just giving you a one to one mapping of what is happening, then it to jumps to eax.

So, what do you did exactly in your lab right for enabling paging that is there in line number 1153 to 115. If you understand x v 6 then you can do and directly play with the

corn. There are some 10 exercises here you understand all the 10 exercises you can go and play directly with the corn. See clash lab: lab 1 to lab 7. After this right, after your current course on the operating system goes best thing is to take x v 6 understand it completely and the take this compile this into assembly and boot your. Now you are booting with that USB right, boot with x v 6 and see how it is working. And then go and change them scheduling and see how the counter works. So, that will be the (Refer Time: 19:59). You know one full semester you should do fully operating system, (Refer Time:

20:03) complier networking and all these things.

But then if you do that you will become real OS data; that is something. Because you really got a machine to boot scratch and come up. So, go and read this x v 6. This is real operating system.

### Student: Sir.

Yes, you are only using trap gate right so for.

Student: (Refer Time: 20:34).

(Refer Time: 20:45).

Student: (Refer Time: 20:46).

You should have used only trap gate, you have used task gate because the template.

Student: (Refer Time: 20:51).

Why, what do you mean by implement the trap gate? Just you have to go and make that IDT entry as whatever. You have to just change the bit type there that is all then it becomes a trap gate.

Student: (Refer Time: 21:08).

Hidden work on, send the code that does not work. See the task gate will be thought in assignment number 5 and I will also explained why task gate is necessary in the context of in interrupt service routine. That I will explained that is something called double fault and for that we need to have a task gate. But for all practical purpose fort your intra service routine that you have written as a part of your third assignment; task gate is trap gate is enough; trap or interrupt gates are enough. Task gate you should not use means you can use, but.

Student: (Refer Time: 21:55).

Because your interrupt gate, the privilege level of your privilege service routine. Student: (Refer Time: 22:11).

You set it to three, and what was the code segment privilege level? So, the interrupter descriptor they will work point into you fourth segment right. What was the privilege level of the code segment?

Student: Zero.

So, how will it work?

Student: (Refer Time: 22:35).

So, it will not work, right. So, we will teach you about task gate in the fifth assignment. So, a trap gate for an interrupt gate should have worked in your third assignment, if you did not work then send us the code I will clarify it.

Student: Sir.

Hm.

Student: (Refer Time: 23:06) of the entry of the IDT, that is used such that the (Refer

Time: 23:13) segment that is trying to access it will have the privilege (Refer Time:

23:18) than that of the entry of the IDT, right.

Right, so there are several issues here, I can only talk about; I will give you a brief of what is happening.

## (Refer Slide Time: 23:30)


in Life View House Actions Table Help D D D A A P A D P C Appendent w B I	
	> Violation of stee property.
	PL-k Code C PL-k X55
	PL-3 Code (PL-3)
	R-2 lade (2) PL-2/K3
4 😭 🛓 🕼 🧿 💽 🗷	0.3 0 10 10 10 10 10 10 10 10 10 10 10 10 1

See if I am a privilege k code then my stack has to be privilege k. Stack cannot be k plus 1 or k minus 1. So, this is very important. This is what (Refer Time: 23:46) 6 will ask for. So, if I am a privilege k code my stack also will be privilege k.

So, if I am a privilege 3 code the stack I am going to use should also be privilege 3. It cannot be privilege 2 or 1, if I am a privilege 2 code the stack should also be privilege 2. It cannot be 3, it cannot be 1 or 0, please note that. It is unlike a privilege level 3 code can access a code segment of privilege level 3 and privilege level 2 can access 2 and 3, but for stack if I am executing a privilege 3 code the stack should also be privilege 3. It cannot be privilege 4 or that descript are should have privilege 3.

So, this is how  $x \ 8 \ 6$  is define the reason is as follows.

#### (Refer Slide Time: 24:46)



Now, let us say I am executing a privilege level 3 code; there is one instruction which generates an interrupt or trap. Now what will happen is this will go to the interrupt. So, let me state is giving you interrupt 30. So, I go to the IDT table, I go to the 13th entry and here I have a code segment selector and then there is some privilege level here. This privilege level should be at least 3 then only this fellow; if this was PL 3 this was also be 3, if it is PL 2 then this should be 2 or 3 then only this interrupts itself will be executed.

Now this will point to you a code segment, if this code segment is set privilege 0. This code segment this is a selector right this will say some 15 or something. So, 15th entry in your not in your IDT, this will be a 15 entry in your GDT or LDT depending on that. There you will go; here there will be a base limit etcetera. And then there will be a privilege level. This privilege level is 0. That means, now when it 3 code it is executing because of an interrupt I am going to execute a privilege level 0 code.

So, what you will do is you will have a stack define for every process that I am creating, I will have 3 stacks or 4 stacks. Every process I am creating I could have 4 stacks: one stack is at privilege 3, another at privilege 2, another at the privilege 1, another will be privilege 0. If this interrupt service routine in is at privilege 1 or 0 right, then this stack either the zeros stack or the ones stack will

be executed depending on what the privilege level here.

So, for all the processing of your interrupt service routine this PL 3 stack will not be used your PI 1 or PI 0 stack will be used; depending on what the privilege level. So, why is this done? Because, I do not want the system stack and the user stack to be the same. I am a program, I am asking for a service from the operating system that is called a system call; I say print f scan, I go and ask many many things from the operating system. In c there is a command called system right, are you aware of this system and I can put whatever I want. So, essentially I transfer control to a system: malloc for example is a system call, f open is a system call free is a system call.

So, when I call the system, the system call should not execute on the same stack as my. Then what will happen after I return? I have access to the stack; I accept user level process has access to the stack. So, I will start knowing more about what the stack contains right. So, I will start having more ideas about what the stack is trying to do. So, I do not want the privilege level 0 code to execute on the same stack, because after I come back I will have access to all that has been done. In the imagine password right this will take your password do a hash and then compute there, so all those computations, all those received you things can done.

So, that is why x 8 6 says that you are a user fellow you use stack when you want to go to a privilege level 0 when you want executive interrupt service routine, whenever when you come up right when you are actually spooned as a process when you start executing you will have your stack, then there will be three most stacks. Suppose I am a privilege 3 there will be three most stack privilege 1 2 and 0, 1 and 2; if the interrupt service routine is going to be for 0 then it will reuse your PI 0 stack. As a process I have four stacks and my PI 0 stack will be used by the PI 0 code. If my interrupt service routine is PI 1: for example, print f f print f can be PL 1 while malloc can be PL 0. Or some exit can be PI 0.

So, I will have PL 1 PL 0. So, depending upon what my system call is which privilege level my system call is that corresponding stack can be used. So, what would have happened? When you are used and interrupt gate and your code segment was at PL 0 your 0 stack could not have been set correctly. And that is why you are interrupt gate intra slash trap gate would not have work correctly. Are you getting this?

So, when a processes is (Refer Time: 31:02), when we will doing the task switching I will I will cover it in great detail when a process is (Refer Time: 31:09) these stacks

should be set. Once the stacks are set when I do an interrupt then these stacks will be use. Now what I want you to do is, you use that you see there is an interrupt generated go and see which what is the interrupt number, go to the code segment go and find the privilege level of the code segment if it is 0 then you see whether there is a 0 stack set. Where will that 0 stack set? It will be set in a task state segment.

So, we will come to it. First find out what is the privilege level of the interrupts service and then you send me the code we will debug and send it back. Are you able to follow?